Quaternary synapses network for memristor-based spiking convolutional neural networks

[1]  Junjie Wu,et al.  Multi-level programming of memristor in nanocrossbar , 2013, IEICE Electron. Express.

[2]  Mark D. McDonnell,et al.  Understanding Data Augmentation for Classification: When to Warp? , 2016, 2016 International Conference on Digital Image Computing: Techniques and Applications (DICTA).

[3]  Kaushik Roy,et al.  TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Shimeng Yu,et al.  Design of Ternary Neural Network With 3-D Vertical RRAM Array , 2017, IEEE Transactions on Electron Devices.

[5]  Yoshua Bengio,et al.  BinaryConnect: Training Deep Neural Networks with binary weights during propagations , 2015, NIPS.

[6]  Byoung Hun Lee,et al.  Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device , 2013, Nanotechnology.

[7]  Lei Deng,et al.  Gated XNOR Networks: Deep Neural Networks with Ternary Weights and Activations under a Unified Discretization Framework , 2017, ArXiv.

[8]  Geoffrey E. Hinton,et al.  ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.

[9]  Qingjiang Li,et al.  A Ti/AlOx/TaOx/Pt Analog Synapse for Memristive Neural Network , 2018, IEEE Electron Device Letters.

[10]  Yoshua Bengio,et al.  Gradient-based learning applied to document recognition , 1998, Proc. IEEE.

[11]  Jian Sun,et al.  Deep Residual Learning for Image Recognition , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[12]  Christopher Soell,et al.  Case study on memristor‐based multilevel memories , 2018, Int. J. Circuit Theory Appl..

[13]  Jing Zhang,et al.  A novel memristor-based restricted Boltzmann machine for contrastive divergence , 2018, IEICE Electron. Express.

[14]  Alexandre Schmid,et al.  Neuromorphic microelectronics: from devices to hardware systems and applications (非線形問題) , 2011 .

[15]  Byung Chul Jang,et al.  Memristive Logic‐in‐Memory Integrated Circuits for Energy‐Efficient Flexible Electronics , 2018 .

[16]  Takashi Matsubara,et al.  Data Augmentation Using Random Image Cropping and Patching for Deep CNNs , 2018, IEEE Transactions on Circuits and Systems for Video Technology.

[17]  Catherine Graves,et al.  Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Hyongsuk Kim,et al.  Memristor-based multilevel memory , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[19]  Andrew Zisserman,et al.  Very Deep Convolutional Networks for Large-Scale Image Recognition , 2014, ICLR.

[20]  Yoshua Bengio,et al.  BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1 , 2016, ArXiv.

[21]  Chris Yakopcic,et al.  Extremely parallel memristor crossbar architecture for convolutional neural network implementation , 2017, 2017 International Joint Conference on Neural Networks (IJCNN).

[22]  Qingjiang Li,et al.  Short-Term and Long-Term Plasticity Mimicked in Low-Voltage Ag/GeSe/TiN Electronic Synapse , 2018, IEEE Electron Device Letters.

[23]  Massimiliano Di Ventra,et al.  Neuromorphic, Digital, and Quantum Computation With Memory Circuit Elements , 2010, Proceedings of the IEEE.

[24]  Jyotikrishna Dass,et al.  ConvLight: A Convolutional Accelerator with Memristor Integrated Photonic Computing , 2017, 2017 IEEE 24th International Conference on High Performance Computing (HiPC).

[25]  Qingjiang Li,et al.  Low-Consumption Neuromorphic Memristor Architecture Based on Convolutional Neural Networks , 2018, 2018 International Joint Conference on Neural Networks (IJCNN).

[26]  G. W. Burr,et al.  Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element , 2015, 2014 IEEE International Electron Devices Meeting.

[27]  Kaushik Roy,et al.  RESPARC: A reconfigurable and energy-efficient architecture with Memristive Crossbars for deep Spiking Neural Networks , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[28]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[29]  Steven J. Plimpton,et al.  A historical survey of algorithms and hardware architectures for neural-inspired and neuromorphic computing applications , 2017, BICA 2017.

[30]  Dumitru Erhan,et al.  Going deeper with convolutions , 2014, 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).