A low power logarithmic A/D converter

The architecture of a new logarithmic analog-to-digital converter employing a successive approximation algorithm is presented. We used a mixed capacitor-array, resistor-string structure for the logarithmic conversion. The converter was derived from its linear counterpart by modifying of the conversion algorithm. Computer simulations show that the proposed approach is suitable to design high quality audio converters in low power low voltage applications. A prototype of the converter has been implemented in a 1.6 /spl mu/m single poly double metal CMOS technology.

[1]  Paul R. Gray,et al.  A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter , 1988 .

[2]  Franco Maloberti,et al.  Design of analog blocks for low-voltage switched systems , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[3]  Jorge Guilherme,et al.  New CMOS logarithmic A/D converters employing pipeline and algorithmic architectures , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[4]  Herbert Taub,et al.  Principles of communication systems , 1970 .