1.0 Gbps LVDS transceiver design for LCD panels
暂无分享,去创建一个
[1] P. M. Chau,et al. A 622 MHz stand-alone LVDS driver pad in 0.18-/spl mu/m CMOS , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).
[2] Hoi-Jun Yoo,et al. Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[3] A. Boni,et al. LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .
[4] Ken Filliter,et al. Using At-Speed BIST to Test LVDS Serializer/Deserializer Function , 2002, J. Electron. Test..
[5] T. J. Gabara,et al. LVDS I/O buffers with a controlled reference circuit , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).
[6] P. M. Chau,et al. CMOS VLSI implementation of gigabyte/second computer network links , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[7] S. Kim,et al. Double precharge TSPC for high-speed dual-modulus prescaler , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).