A 11-bit 35-MS/s wide input range SAR ADC in 180-nm CMOS process

This paper presents an 11-bit 35-MS/s wide input range successive approximation register (SAR) analog-to-digital converter (ADC). A built-in magnitude-reduction front-end circuit is integrated with the SAR ADC to deal with high voltage input signal without using power-hungry programmable gain amplifier (PGA). The front-end circuit is implemented by switched-capacitor (SC) circuit without high voltage devices, which is low power, compact and easy to integrate with the SAR ADC. The proof-of-concept prototype was fabricated in TSMC 180-nm CMOS technology. At 1.8V supply and Nyquist input frequency, the ADC achieves an SNDR of 67.89 dB and total power consumption of 3.4 mW (including front-end circuit), resulting in a figure-of-merit (FoM) of 47.96 fJ/conv.-step.

[1]  托马斯·保罗·卡尼.  Programmable input range of the ADC , 2005 .

[2]  Nobukazu Takai,et al.  SAR ADC algorithm with redundancy , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[3]  Chun-Jen Chen,et al.  A 10-bit 50-MS/s SAR ADC for dual-voltage domain portable systems , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[5]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[6]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[7]  Cheng-Ta Chiang,et al.  A 12-bit 50 MS/s pipelined ADC with power optimized strategy for ultrasonic imaging instruments , 2012, 2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings.

[8]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Marcel Veloso Campos,et al.  New 12-bit source-follower track-and-hold circuit suitable for high-speed applications , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.