A small die area and wide locking range CMOS frequency divider
暂无分享,去创建一个
[1] A. Hajimiri,et al. A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] Chin-Wei Kuo,et al. Improved quality-factor of 0.18-/spl mu/m CMOS active inductor by a feedback resistance design , 2002 .
[3] Qiuting Huang,et al. Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks , 1996 .
[4] R.-H. Yen,et al. A wide locking range and low Voltage CMOS direct injection-locked frequency divider , 2006, IEEE Microwave and Wireless Components Letters.
[5] M. Tiebout,et al. A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.