An improved charge‐sharing elimination pseudo‐domino logic

[1]  Alok Kumar Mishra,et al.  A novel approach for noise tolerant energy efficient TSPC dynamic circuit design , 2019, Analog Integrated Circuits and Signal Processing.

[2]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[3]  Preetisudha Meher,et al.  Ultralow power, noise immune stacked‐double stage clocked‐inverter domino technique for ultradeep submicron technology , 2018, Int. J. Circuit Theory Appl..

[4]  V. S. Kanchana Bhaaskaran,et al.  Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit , 2019, IET Circuits Devices Syst..

[5]  Mahshid Nasserian,et al.  A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates , 2016, Integr..

[6]  Mohammad Asyaei,et al.  A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology , 2015, Integr..

[7]  P. Bannon,et al.  A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  C.A.T. Salama,et al.  Charge redistribution and noise margins in domino CMOS logic , 1986 .

[9]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[10]  Sandeep Garg,et al.  FDSTDL: Low‐power technique for FinFET domino circuits , 2019, Int. J. Circuit Theory Appl..

[11]  Amine Bermak,et al.  Low power dynamic logic circuit design using a pseudo dynamic buffer , 2012, Integr..

[12]  E. You,et al.  A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.

[13]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[14]  Farshad Moradi,et al.  A Domino Circuit Technique for Noise-Immune High Fan-In Gates , 2018, J. Circuits Syst. Comput..

[15]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..