A 2.4-GHz all-digital phase-locked loop with a pipeline-ΔΣ time-to-digital converter

A 2.4-GHz all-digital phase-locked loop (ADPLL) for Zigbee application is presented. The proposed pipeline-ΔΣ TDC is based on two-stage time quantization with pulse-train time amplifiers. It achieves an SNDR of 80dB and a high resolution up to 0.23ps. A MASH 1-1-1 ΔΣ modulator based on vernier lines is used to achieve third-order noise shaping. The proposed ADPLL has been implemented in a 0.13-μm CMOS technology. The measurement results show a 12-mW total power consumption. The in-band and out-band phase noise are -91dBc/Hz@10kHz and -128dBc/Hz@1MHz, respectively. The RMS jitter and peak-peak jitter are 2.9ps and 21.5ps, respectively.

[1]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[2]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[3]  Chulwoo Kim,et al.  A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDC , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Paul Leroux,et al.  1-1-1 MASH ∆ Σ Time-to-Digital Converters with 6 ps Resolution and Third-Order Noise-Shaping , 2012 .

[5]  Robert B. Staszewski,et al.  Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[6]  Ping-Ying Wang,et al.  15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[8]  Paul Leroux,et al.  1-1-1 MASH $\Delta \Sigma$ Time-to-Digital Converters With 6 ps Resolution and Third-Order Noise-Shaping , 2012, IEEE Journal of Solid-State Circuits.

[9]  Yo-Hao Tu,et al.  A 0.6-V 1.6-GHz 8-phase all digital PLL using multi-phase based TDC , 2016, IEICE Electron. Express.

[10]  Pavan Kumar Hanumolu,et al.  A Digital PLL With a Stochastic Time-to-Digital Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.