Image processing chain for digital still cameras based on the SIMPil architecture

The new generation of wireless devices herald the development of products for integrated portable image and video communication requiring to image and video applications high computing performance. Portable MultiMedia Supercomputers (PMMS), a new class of architectures, allow to combine high computational performance, needed by multimedia applications, and a big energy efficiency, needed by portable devices. Among PMMS, the SIMPil (SIMD processor pixel) architecture satisfies the above requirements, especially with video and digital images processing tasks. In this paper we, exploit the SIMPil computation and throughput efficiency to implement the whole image processing chain of a digital still camera device. The implemented chain covers the whole image pipeline: from the Bayer pattern image processing to the JPEG image compression. SIMPil performance has been evaluated using an instruction level simulator. To prove the effectiveness of the proposed approach, processing and compression results have been compared with the Texas Instruments Inc. TMS320C549 DSP one.

[1]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[2]  Yasuhiko Saito,et al.  SH-5: The 64-Bit SuperH Architecture , 2000, IEEE Micro.

[3]  Samuel Williams,et al.  Hardware/compiler codevelopment for an embedded media processor , 2001, Proc. IEEE.

[4]  April S. Brown,et al.  SIMPil: an OE integrated SIMD architecture for focal plane processing applications , 1996, Proceedings of Massively Parallel Processing Using Optical Interconnections.

[5]  Fong Pong,et al.  Missing the Memory Wall: The Case for Processor/Memory Integration , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[6]  Nader Bagherzadeh,et al.  MorphoSys : An Integrated Reconfigurable Architecture , 2000 .

[7]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[8]  Gert Slavenburg,et al.  An architectural overview of the programmable multimedia processor, TM-1 , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[9]  Tadashi Sakamoto,et al.  Software pixel interpolation for digital still cameras suitable for a 32-bit MCU , 1998 .

[10]  Pradeep K. Dubey,et al.  How Multimedia Workloads Will Change Processor Design , 1997, Computer.

[11]  Raj Talluri,et al.  Programmable DSP platform for digital still cameras , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[12]  Antonio Gentile,et al.  Portable video supercomputing , 2004, IEEE Transactions on Computers.

[13]  Paul Kalapathy.  Hardware-software interactions on Mpact , 1997, IEEE Micro.

[14]  Vladimir M. Pentkovski,et al.  Implementing Streaming SIMD Extensions on the Pentium III Processor , 2000, IEEE Micro.

[15]  Marc Tremblay,et al.  VIS speeds new media processing , 1996, IEEE Micro.

[16]  Christoforos E. Kozyrakis,et al.  A case for intelligent RAM , 1997, IEEE Micro.

[17]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[18]  V. Baumgarte,et al.  PACT XPP-A Self-Reconfigurable Data Processing Architecture , 2001 .

[19]  Carl Ebeling,et al.  Architecture design of reconfigurable pipelined datapaths , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[20]  Antonio Gentile,et al.  The impact of grain size on the efficiency of embedded SIMD image processing architectures , 2004, J. Parallel Distributed Comput..

[21]  Ruby B. Lee.  Subword parallelism with MAX-2 , 1996, IEEE Micro.