Abstract : The purpose of the thesis is to present a series of models of digital computers at the level of the memory processor interface. A discussion of computer instructions is presented and the single address format is taken as the prototype instruction. The execution rate for instructions of this type is then determined for several computer structures of the single processor and general multiprocessor types. The effect on the execution rate of a specialized processing activity, input/output handling, is considered. Analytic models relate the instruction execution rate to the memory and processor speeds, their number, and their interconnection. Simulation studies serve to verify the results of the analysis. A simple automatic design program is proposed which optimally configures computer structures from a set of available components.
[1]
Frederick S. Hillier,et al.
Introduction of Operations Research
,
1967
.
[2]
Frederick Marion Haney.
Using a computer to design computer instruction sets
,
1968
.
[3]
Jack E. Shemer,et al.
A Simplified Analysis of Processor "Look-Ahead" and Simultaneous Operation of a Multi-Module Main Memory
,
1969,
IEEE Transactions on Computers.
[4]
Charles E. Skinner,et al.
Effects of Storage Contention on System Performance
,
1969,
IBM Syst. J..
[5]
Joseph B. Kruskal,et al.
Extremely portable random number generator
,
1969,
CACM.