Combined MOS–IGBT–SCR Structure for a Compact High-Robustness ESD Power Clamp in Smart Power SOI Technology
暂无分享,去创建一个
[1] M. Gharbi,et al. Le transistor-thyristor métal-oxyde-semiconducteur (T2 MOS) , 1985 .
[2] Ronald R. Troutman. Latchup in CMOS Technology , 1986 .
[3] Timothy J. Maloney,et al. Novel clamp circuits for IC power supply protection , 1995 .
[4] G. Meneghesso,et al. Novel 190V LIGBT-based ESD protection for 0.35μm Smart Power technology realized on SOI substrate , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.
[5] M. Bafleur,et al. High-temperature operation MOS-IGBT power clamp for improved ESD protection in smart power SOI technology , 2011, EOS/ESD Symposium Proceedings.
[6] Philippe Galy,et al. Local ESD protection structure based on silicon controlled rectifier achieving very low overshoot voltage , 2009, 2009 31st EOS/ESD Symposium.
[7] Ronald R. Troutman,et al. Latchup in CMOS Technology: The Problem and Its Cure , 1986 .
[8] N. Nolhier,et al. Accurate transient behavior measurement of high-voltage ESD protections based on a very fast transmission-line pulse system , 2009, 2009 31st EOS/ESD Symposium.
[9] Koen G. Verhaege,et al. High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.