Exact and reliable overlay metrology in nanoscale semiconductor devices using an image processing method

Abstract. As semiconductor processing becomes more complicated and pattern sizes shrink, the overlay metrology has become one of the most important issues in the semiconductor industry. Therefore, in order to obtain correct, reliable overlay values in semiconductor fabrication facilities (fab), quantization methods for the efficient management and implementation of a measurement algorithm are required, as well as an understanding of the target structures in the semiconductor device. We implemented correct, reliable overlay values in the pattern using the image processing method. The quantization method, through correlation analysis and a new algorithm for target structures, were able to improve the sensitivity to misalignment in the pattern and enable more stable and credible in-line measurement by decreasing the distribution of the residuals in overlay values. Since overlay values of the pattern in the fab were measured and managed more reliably and quickly, it is expected that our study will be able to contribute to the yield enhancement of semiconductor companies.

[1]  Hideaki Abe,et al.  Investigation of Scanning Electron Microscope Overlay Metrology , 1999 .

[2]  V.C. Jai Prakash,et al.  Comparison of optical, SEM, and AFM overlay measurement , 1999, Advanced Lithography.

[3]  Jeong-Ho Yeo,et al.  Overlay excursion monitoring using SEM image , 2002, SPIE Advanced Lithography.

[4]  R. Goldenberg,et al.  Optimized overlay metrology marks: theory and experiment , 2004, IEEE Transactions on Semiconductor Manufacturing.

[5]  Kwang-Hyun Cho,et al.  Run-to-run overlay control of steppers in semiconductor manufacturing systems based on history data analysis and neural network modeling , 2005 .

[6]  Yi-Sha Ku,et al.  In-chip overlay measurement by existing bright-field imaging optical tools , 2005, SPIE Advanced Lithography.

[7]  Jo Finders,et al.  Image placement error: closing the gap between overlay and imaging , 2005 .

[8]  Yi-Sha Ku,et al.  In-chip overlay metrology , 2006, SPIE Advanced Lithography.

[9]  Shian-Shyong Tseng,et al.  A Semiconductor Photolithography Overlay Analysis System Using Image Processing Approach , 2007, Ninth IEEE International Symposium on Multimedia Workshops (ISMW 2007).

[10]  Yuuki Ishii,et al.  Improved overlay control through automated high order compensation , 2007, SPIE Advanced Lithography.

[11]  David Tien,et al.  High order correction and sampling strategy for 45nm immersion lithography overlay control , 2008, SPIE Advanced Lithography.

[12]  R. Viswanathan,et al.  Image processing using shape recognition for alignment to damaged registration marks in electron beam lithography , 2009 .

[13]  Shunsuke Koshihara,et al.  CD-SEM utility with double patterning , 2010, Advanced Lithography.

[14]  Scott Halle,et al.  Critical dimension scanning electron microscope local overlay measurement and its application for double patterning of complex shapes , 2011 .

[15]  Cheol-Hong Kim,et al.  New analytical algorithm for overlay accuracy , 2012, Advanced Lithography.

[16]  C. Koay,et al.  Enhanced process control of pitch split double patterning by use of CD-SEM critical dimension uniformity and local overlay metrics , 2012, 2012 SEMI Advanced Semiconductor Manufacturing Conference.

[17]  Hiroki Kawada,et al.  In-die overlay metrology by using CD-SEM , 2013, Advanced Lithography.

[18]  Minoru Harada,et al.  In-die overlay metrology method using defect review SEM images , 2013, Advanced Lithography.

[19]  T. Kato,et al.  Fundamentals of overlay measurement and inspection using scanning electron-microscope , 2013, Advanced Lithography.

[20]  Chen-Fu Chien,et al.  Overlay Error Compensation Using Advanced Process Control With Dynamically Adjusted Proportional-Integral R2R Controller , 2014, IEEE Transactions on Automation Science and Engineering.