Automated modeling of custom digital circuits for test

Models meant for logic verification and simulation are often used for ATPG. For custom digital circuits, these models contain many tristate devices, which leads to lower fault coverage. Unlike other research in the literature, the modeling algorithms presented in this paper analyze each channel connected component in the context of its environment, thereby capturing the relationship among its input signals. This reduces the number of tristates and increases the modeling efficiency, as measured by fault coverage. Experimental results demonstrate the superiority of this approach.

[1]  Melvin A. Breuer,et al.  An integrated system for assigning signal flow directions to CMOS transistors , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Prathima Agrawal,et al.  Automatic modeling of switch-level networks using partial orders [MOS circuits] , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Prathima Agrawal,et al.  Can logic simulators handle bidirectionality and charge sharing? , 1990, IEEE International Symposium on Circuits and Systems.

[4]  Soumitra Bose,et al.  Algorithms for switch level delay fault simulation , 1997, Proceedings International Test Conference 1997.

[5]  Sharad C. Seth,et al.  A Switch-Level Test Generation System , 1992, The Fifth International Conference on VLSI Design.

[6]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[7]  Melvin A. Breuer,et al.  SWiTEST: a switch level test generation system for CMOS combinational circuits , 1992, DAC '92.

[8]  Randal E. Bryant,et al.  Mapping switch-level simulation onto gate-level hardware accelerators , 1991, 28th ACM/IEEE Design Automation Conference.

[9]  Vishwani D. Agrawal,et al.  Modeling and Test Generation Algorithms for MOS Circuits , 1985, IEEE Transactions on Computers.

[10]  Randal E. Bryant,et al.  Boolean Analysis of MOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Randal E. Bryant.  Extraction of gate level models from transistor circuits by four-valued symbolic analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[12]  Randal Bryant.  A Survey of Switch-Level Algorithms , 1987, IEEE Design & Test of Computers.

[13]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[14]  Prathima Agrawal,et al.  Automatic modeling of switch-level networks using partial orders , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[15]  Randal E. Bryant,et al.  Algorithmic Aspects of Symbolic Switch Network Analysis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.