Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy

While Networks-on-Chip (NoC) have been increasing in popularity with industry and academia, it is threatened by the decreasing reliability of aggressively scaled transistors. In this paper, we address the problem of faulty elements by the means of routing algorithms. Commonly, fault-tolerant algorithms are complex due to supporting different fault models while preventing deadlock. When moving from 2D to 3D network, the complexity increases significantly due to the possibility of creating cycles within and between layers. In this paper, we take advantages of the Hamiltonian path to tolerate faults in the network. The presented approach is not only very simple but also able to support almost all one-faulty unidirectional links in 2D and 3D NoCs.

[1]  Hannu Tenhunen,et al.  Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[2]  Wan-Li Zuo,et al.  Hamiltonian Paths for Designing Deadlock-Free Multicasting Wormhole-Routing Algorithms in 3-D Meshes , 2007 .

[3]  Hannu Tenhunen,et al.  Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing , 2014, IEEE Transactions on Computers.

[4]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[5]  Mahmood Fathy,et al.  AFRA: A low cost high performance reliable routing for 3D mesh NoCs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Masoud Daneshtalab,et al.  High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems , 2013, 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[7]  Xiaola Lin,et al.  Multicast Communication in Multicomputer Networks , 1993, ICPP.

[8]  Masoud Daneshtalab,et al.  MD: Minimal path-based fault-tolerant routing in on-Chip Networks , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[9]  Siamak Mohammadi,et al.  Adaptive Input-Output Selection Based On-Chip Router Architecture , 2012, J. Low Power Electron..

[10]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[11]  Sudeep Pasricha,et al.  A low overhead fault tolerant routing scheme for 3D Networks-on-Chip , 2011, 2011 12th International Symposium on Quality Electronic Design.

[12]  Hannu Tenhunen,et al.  HAMUM - A Novel Routing Protocol for Unicast and Multicast Traffic in MPSoCs , 2010, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing.

[13]  Zeljko Zilic,et al.  ERAVC: Enhanced reliability aware NoC router , 2011, 2011 12th International Symposium on Quality Electronic Design.

[14]  Masoud Daneshtalab,et al.  HW/SW architecture for soft-error cancellation in real-time operating system , 2007, IEICE Electron. Express.

[15]  Yu Hen Hu,et al.  A Fault-Tolerant NoC Scheme using bidirectional channel , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Hideharu Amano,et al.  A Lightweight Fault-Tolerant Mechanism for Network-on-Chip , 2008 .