A 0.5-V 81.2 dB SNDR audio-band continuous-time Delta-Sigma modulator with SCR feedback

This manuscript presents a 0.5-V audio-band continuous-time Delta-Sigma modulator with a new method implementing switched-capacitor-resistor (SCR) feedback to reduce clock jitter-induced noise. An ultra-low voltage (ULV) amplifier with self-compensated CMFB loop is used to meet the stricter amplifier speed required by SCR feedback. Fabricated in a 0.13 μm CMOS process, the modulator achieves a peak SNDR of 81.2 dB over 25-kHz signal bandwidth and consumes 625 μW at 0.5-V supply.

[1]  Susan Luschas,et al.  High-speed /spl Sigma//spl Delta/ modulators with reduced timing jitter sensitivity , 2002 .

[2]  Andreas Wiesbauer,et al.  Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Shanthi Pavan,et al.  Fundamental Limitations of Continuous-Time Delta–Sigma Modulators Due to Clock Jitter , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Kong-Pang Pun,et al.  A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.

[5]  Takayasu Sakurai,et al.  A 0.5-V sigma-delta modulator using analog T-switch scheme for the subthreshold leakage suppression , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Maurits Ortmanns,et al.  A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[8]  Yi-Gyeong Kim,et al.  A 0.6-V Delta–Sigma Modulator With Subthreshold-Leakage Suppression Switches , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Kong-Pang Pun,et al.  A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator , 2011 .

[10]  Kong-Pang Pun,et al.  A 0.5-V Wideband Amplifier for a 1-MHz CT Complex Delta-Sigma Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  G.C. Temes,et al.  A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators , 2005, IEEE Journal of Solid-State Circuits.

[12]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[13]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[14]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[15]  Kofi A. A. Makinwa,et al.  Noise analysis of continuous-time /spl Sigma//spl Delta/ modulators with switched-capacitor feedback DAC , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[16]  J. Tschanz,et al.  Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).