A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN

The drive for cost reduction has led to the use of CMOS technology in the implementation of highly integrated radios. This paper presents a single-chip 5-GHz fully integrated direct conversion transceiver for IEEE 802.11a WLAN systems, manufactured in 0.18-/spl mu/m CMOS. The IC features an innovative system architecture which takes advantage of the computing resources of the digital companion chip in order to eliminate I/Q mismatch and achieve accurately matched baseband filters. The integrated voltage-controlled oscillator and synthesizer achieve an integrated phase noise of less than 0.8/spl deg/ rms. The receiver has an overall noise figure of 5.2 dB and achieves sensitivity of -75 dBm at 54-Mb/s operation, both referred to the IC input. The transmit error vector magnitude is -33 dB at -5-dBm output power from the integrated power-amplifier driver amplifier. The transceiver occupies an area of 18.5 mm/sup 2/.

[1]  Ran-Hong Yan,et al.  5 GHz CMOS radio transceiver front-end chipset , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  H. Khorramabadi,et al.  Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .

[4]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[6]  Robert G. Meyer,et al.  Noise in current-commutating CMOS mixers , 1999, IEEE J. Solid State Circuits.

[7]  H. Samavati,et al.  5-GHz CMOS wireless LANs , 2002 .

[8]  L. Van der Perre,et al.  Impact of front-end non-idealities on bit error rate performance of WLAN-OFDM transceivers , 2000, RAWCON 2000. 2000 IEEE Radio and Wireless Conference (Cat. No.00EX404).

[9]  P.R. Gray,et al.  A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[10]  Li Lin,et al.  Recent developments in high integration multi-standard CMOS transceivers for personal communication systems , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[11]  L.A. Geis,et al.  A novel RF to baseband monolithic microwave receiver with on-chip tuning , 1997, 1997 IEEE MTT-S International Microwave Symposium Digest.

[12]  Guido Torelli,et al.  CMOS triode-transistor transconductor for high-frequency continuous-time filters , 1994 .

[13]  Asad A. Abidi,et al.  A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver , 1998 .

[14]  James K. Cavers.  A fast method for adaptation of quadrature modulators and demodulators in amplifier linearization circuits , 1996 .

[15]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[16]  K. Vavelidis,et al.  A digitally calibrated 5.15-5.825GHz transceiver for 802.11a wireless LANs in 0.18/spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  A. Hajimiri,et al.  Design issues in CMOS differential LC oscillators , 1999, IEEE J. Solid State Circuits.

[18]  P. R. Gray,et al.  A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels , 1993 .

[19]  E. Westerwick,et al.  5-GHz CMOS radio transceiver front-end chipset , 2000, IEEE Journal of Solid-State Circuits.

[20]  Asad A. Abidi,et al.  A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver , 1996, IEEE J. Solid State Circuits.

[21]  M. Steyaert,et al.  A single-chip CMOS transceiver for DCS-1800 wireless communications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[22]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[23]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.