A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell
暂无分享,去创建一个
Chao Zhang | Yong Kang | Yong Ye | Hanming Wu | Bomy Chen | Zhitang Song | Yipeng Chan | Shiuhwuu Lee
[1] Meng-Fan Chang,et al. Low-Voltage Embedded NAND-ROM Macros Using Data-Aware Sensing Reference Scheme for VDDmin, Speed and Power Improvement , 2013, IEEE Journal of Solid-State Circuits.
[2] T. Nishizaka,et al. 32 Mbit very high density mask ROM , 1991 .
[3] Jun He,et al. A 4 kb Metal-Fuse OTP-ROM Macro Featuring a 2 V Programmable 1.37 $\mu$ m$^{2}$ 1T1R Bit Cell in 32 nm High-k Metal-Gate CMOS , 2010, IEEE Journal of Solid-State Circuits.
[4] M. Okada,et al. 16Mb ROM design using bank select architecture , 1988, Symposium 1988 on VLSI Circuits.
[5] Steven Eustis. An embedded read only memory architecture with a complementary and two interchangeable power/performance design points , 2004, IEEE International SOC Conference, 2004. Proceedings..
[6] Meng-Fan Chang,et al. Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements , 2010, IEEE Journal of Solid-State Circuits.
[7] Chia-En Huang,et al. A Study of Self-Aligned Nitride Erasable OTP Cell by 45-nm CMOS Fully Compatible Process , 2009, IEEE Transactions on Electron Devices.
[8] Lee-Sup Kim,et al. A low-power ROM using single charge-sharing capacitor and hierarchical bit line , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Zhanping Chen,et al. A 32nm high-k and metal-gate anti-fuse array featuring a 1.01µm2 1T1C bit cell , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[10] Koji Nii,et al. 28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Meng-Fan Chang,et al. A full code-patterns coverage high-speed embedded ROM using dynamic virtual guardian technique , 2006, IEEE Journal of Solid-State Circuits.
[12] Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] H. Nishimura,et al. A 16 Mb mask ROM with programmable redundancy , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[14] Fu-Lung Hsueh,et al. A 1.25µm2 cell 32Kb electrical fuse memory in 32nm CMOS with 700mV Vddmin and parallel/serial interface , 2009, 2009 Symposium on VLSI Circuits.