A hybrid threshold self-compensation rectifier for RF energy harvesting

This paper presents a novel highly efficient 5-stage RF rectifier in SMIC 65 nm standard CMOS process. To improve power conversion efficiency (PCE) and reduce the minimum input voltage, a hybrid threshold self-compensation approach is applied in this proposed RF rectifier, which combines the gate-bias threshold compensation with the body-effect compensation. The proposed circuit uses PMOSFET in all the stages except for the first stage to allow individual body-bias, which eliminates the need for triple-well technology. The presented RF rectifier exhibits a simulated maximum PCE of 30% at −16.7 dBm (20.25 μW) and produces 1.74V across 0.5MΩ load resistance. In the circumstances of 1MΩ load resistance, it outputs 1.5V DC voltage from a remarkably low input power level of −20.4 dBm (9 μW) RF input power with PCE of about 25%.

[1]  Junichi Akita,et al.  A rectifier structure for UHF RFID transponder with high efficiency , 2010, IEICE Electron. Express.

[2]  Nobutaka Kuroki,et al.  1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs , 2013, IEEE Journal of Solid-State Circuits.

[3]  Giuseppe Palmisano,et al.  A 90-nm CMOS Threshold-Compensated RF Energy Harvester , 2011, IEEE Journal of Solid-State Circuits.

[4]  F. De Flaviis,et al.  Power Harvester Design for Passive UHF RFID Tag Using a Voltage Boosting Technique , 2007, IEEE Transactions on Microwave Theory and Techniques.

[5]  H. Yoshida,et al.  A 950-MHz rectifier circuit for sensor network tags with 10-m distance , 2006, IEEE Journal of Solid-State Circuits.

[6]  Bo Li,et al.  An Antenna Co-Design Dual Band RF Energy Harvester , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.