Analysis of power-clocked CMOS with application to the design of energy-recovery circuits

This paper presents our research results on power-clocked CMOS design. First we provide algebraic expressions and describe the properties of clocked signals. Next two types of power-clocked CMOS circuit constructions are introduced and analyzed in detail. Since the adiabatic switching requires slow-ramping of the power-clock, a clocked transmission gate and a four-stage clocked NP-domino circuit are presented which receive trapezoidal and sinusoidal power-clocks, respectively. PSPICE simulations demonstrate the correct operation and energy-saving advantage of the proposed circuits.

[1]  J. S. Denker,et al.  A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[2]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[3]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[4]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[6]  W. Athas.  Energy-Recovery CMOS , 1996 .

[7]  Lars Svensson,et al.  A low-power microprocessor based on resonant energy , 1997, IEEE J. Solid State Circuits.

[8]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[9]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[10]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[11]  Nestoras Tzartzanis,et al.  Design and analysis of a low-power energy-recovery adder , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[12]  William C. Athas,et al.  Energy recovery techniques for cmos microprocessor design , 1998 .

[13]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[14]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[15]  Suhwan Kim,et al.  True single-phase energy-recovering logic for low-power, high-speed VLSI , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).