Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device