Power Delivery Exploration Methodology Based on Constrained Optimization

The conventional power network design process requires iterative modifications to the existing power network to eliminate hot spots and to converge to target impedance parameters. At later stages in the IC design process, this procedure may require significant time and human resources due to the limited flexibility to accommodate necessary changes. Power delivery exploration during early stages of the design process may bring considerable savings to the system development effort. The number of iterations may be greatly reduced by choosing the initial parameters sufficiently close to the optimum. This paper presents a power delivery exploration framework based on constrained global optimization. The power network parameters are estimated at early stages of the development process, while considering both electrical and nonelectrical factors, such as area and cost. A Laplace transform-based circuit simulator is described that is well suited for optimization purposes due to the high computational efficiency when a large number of iterations is required. The proposed framework has been applied to the distribution of voltage domains in a large scale complex integrated system, while minimizing the cost of the decoupling capacitor placement. The optimal number of voltage rails are determined, demonstrating an approximately 40% lower on-chip area than alternative solutions.

[1]  C. Leroux,et al.  Investigations on the thermal behavior of interconnects under ESD transients using a simplified thermal RC network , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.

[3]  Eby G. Friedman,et al.  Multi-voltage CMOS Circuit Design , 2006 .

[4]  Sachin S. Sapatnekar,et al.  Analysis and optimization of structured power/ground networks , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jacob K. White,et al.  A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[6]  Eby G. Friedman,et al.  Heterogeneous Methodology for Energy Efficient Distribution of On-Chip Power Supplies , 2013, IEEE Transactions on Power Electronics.

[7]  Eby G. Friedman,et al.  Versatile Framework for Power Delivery Exploration , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[8]  Naehyuck Chang,et al.  Optimizing the Power Delivery Network in a Smartphone Platform , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  P. Moreno,et al.  Implementation of the Numerical Laplace Transform: A Review Task Force on Frequency Domain Methods for EMT Studies, Working Group on Modeling and Analysis of System Transients Using Digital Simulation, General Systems Subcommittee, IEEE Power Engineering Society , 2008, IEEE Transactions on Power Delivery.

[10]  Soo-Won Kim,et al.  Simplified Chip Power Modeling Methodology Without Netlist Information in Early Stage of SoC Design Process , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[11]  Chia-Hsin Lee,et al.  A power delivery network (PDN) engineering change order (ECO) approach for repairing IR-drop failures after the routing stage , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[12]  S. O. Reza Moheimani,et al.  Optimization and implementation of multimode piezoelectric shunt damping systems , 2002 .

[13]  Avinoam Kolodny,et al.  Effective Radii of On-Chip Decoupling Capacitors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Mikiko Sode Tanaka,et al.  Early stage chip/package/board co-design techniques for system-on-chip , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[15]  Ed Anderson,et al.  LAPACK Users' Guide , 1995 .

[16]  Emre Salman,et al.  Worst Case Power/Ground Noise Estimation Using an Equivalent Transition Time for Resonance , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Erik I. Verriest Linear systems over the perspective field as a class of nonlinear systems for which a “Laplace” transform can be defined , 2016, 2016 12th IEEE International Conference on Control and Automation (ICCA).

[18]  Renatas Jakushokas,et al.  On-Chip Power Delivery and Management , 2016 .

[19]  G. Patounakis,et al.  A fully integrated on-chip DC-DC conversion and power management system , 2004, IEEE Journal of Solid-State Circuits.

[20]  Gu-Yeon Wei,et al.  A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  Eby G. Friedman,et al.  Current profile of a microcontroller to determine electromagnetic emissions , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[22]  Efraim Rotem,et al.  Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge , 2012, IEEE Micro.

[23]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[24]  Eby G. Friedman,et al.  Managing static leakage energy in microprocessor functional units , 2002, MICRO.

[25]  Antonio Orlandi Differential Evolutionary Multiple-Objective Sequential Optimization of a Power Delivery Network , 2018, IEEE Transactions on Electromagnetic Compatibility.

[26]  A Ege Engin Efficient Sensitivity Calculations for Optimization of Power Delivery Network Impedance , 2010, IEEE Transactions on Electromagnetic Compatibility.

[27]  Vivek De,et al.  Low-voltage-swing monolithic dc-dc conversion , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Eby G. Friedman,et al.  Exploratory design of on-chip power delivery for 14, 10, and 7 nm and beyond FinFET ICs , 2017, Integr..

[29]  Lei He,et al.  Temperature and supply Voltage aware performance and power modeling at microarchitecture level , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Sheldon X.-D. Tan,et al.  Physics-based electromigration assessment for power grid networks , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).