FOR LOW POWER

[1]  A. Tuagi.  Entropic bounds on FSM switching , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Akhilesh Tyagi,et al.  Low power FSM design using Huffman-style encoding , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[3]  Luca Benini,et al.  Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[4]  Akhilesh Tyagi,et al.  Entropic bounds on FSM switching , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[5]  Luca Benini,et al.  Design for testability of gated-clock FSMs , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  Akhilesh Tyagi,et al.  Re-encoding for low power state assignment of FSMs , 1995, ISLPED '95.

[7]  Luca Benini,et al.  Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.

[8]  G. Hachtel,et al.  Re-encoding sequential circuits to reduce power dissipation , 1994, ICCAD '94.

[9]  A. Ghosh,et al.  Precomputation-based Sequential Logic Optimization For Low Power , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[10]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[11]  Enrico Macii,et al.  Probabilistic Analysis of Large Finite State Machines , 1994, 31st Design Automation Conference.

[12]  Kurt Keutzer,et al.  Logic Synthesis , 1994 .

[13]  L. Benini,et al.  State assignment for low power dissipation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[14]  Enrico Macii,et al.  Symbolic algorithms to calculate steady-state probabilities of a finite state machine , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[15]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[16]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[17]  Maciej Ciesielski,et al.  On the relationship between input encoding and logic minimization , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.

[18]  Kishor S. Trivedi.  Probability and Statistics with Reliability, Queuing, and Computer Science Applications , 1984 .

[19]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).