A 1.9nJ/bit, 5Mbps multi-standard ISM band wireless transmitter using fully digital PLL

This paper presents an energy efficient transmitter for multi-standard applications (IEEE802.15.4, BLE, 5Mbps) in ISM2.4GHz band. It incorporates a fully digital PLL with two point modulation to achieve upto 5Mbps data rate at 9.5mW power consumption (including all power management blocks) at 0dBm output power, leading to 1.9nJ/b efficiency. The proposed digital PLL uses a counter based area and power efficient re-circulating TDC, current reuse low area DCO using resistive tail, process compensated high speed divider, class-AB PA stages, and fully integrated on-chip LDOs. The entire transmitter occupies 0.35mm2 Silicon area in a 65nm digital CMOS process.

[1]  Guido Dolmans,et al.  A 2.7nJ/b multi-standard 2.3/2.4GHz polar transmitter for wireless sensor networks , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Guido Retz,et al.  A highly integrated low-power 2.4GHz transceiver using a direct-conversion diversity receiver in 0.18µm CMOS for IEEE802.15.4 WPAN , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[4]  W. Kluge,et al.  A Fully Integrated 2.4GHz IEEE 802.15.4 Compliant Transceiver for ZigBee Applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  Meng-Chang Lee,et al.  All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  W. Kluge,et al.  A Fully Integrated 2.4-GHz IEEE 802.15.4-Compliant Transceiver for ZigBee™ Applications , 2006, IEEE Journal of Solid-State Circuits.

[7]  C.-E. Sundberg,et al.  Continuous phase modulation , 1986, IEEE Communications Magazine.