论文信息 - A high-speed subranging system with background equalization of the sampling instants

A high-speed subranging system with background equalization of the sampling instants

The front-end sample-hold amplifier of a CMOS analog-digital converter can be made subranging, resulting in decreased output swing, by combining it with a residue amplifier function and directly quantizing the input. A control-loop minimizes the sampling instant mismatch by adjusting the timing to the coarse quantizer's clock input using the sign of the input signal's first order derivative. The process operates completely in the background with no specialized input signal for calibration.

Gerry Quilligan | D. P. Burton

[1] S. Mitra,et al. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[2] Paul R. Gray,et al. An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[3] Paul R. Gray,et al. An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .

[4] Y. C. Jeng,et al. Digital spectra of non-uniformly sampled signals: theories and applications. I. Fundamentals and high speed waveform digitizers , 1988, 1988. IMTC-88. 5th IEEE Instrumentation and Measurement Technology Conference.

[5] P. Gray,et al. A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[6] S. H. Lewis,et al. A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[7] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.