Software-based self-testing methodology for processor cores

At-speed testing of gigahertz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost high-quality self-test methodologies that can be used by processors to test themselves at-speed. Currently, built-in self-test (BIST) is the primary self-test methodology available. While memory BIST is commonly used for testing embedded memory cores, complex logic designs such as microprocessors are rarely tested with logic BIST. In this paper, we first analyze the issues associated with current hardware-based logic-BIST methodologies by applying a commercial logic-BIST tool to two processor cores. We then propose a new software-based self-testing methodology for processors, which uses a software tester embedded in the processor memory as a vehicle for applying structural tests. The software tester consists of programs for test generation and test application. Prior to the test, structural tests are prepared for processor components in the form of self-test signatures. During the process of self-test, the test generation program expands the self-test signatures into test sets and the test application program applies the tests to the components under test at the speed of the processor. Application of the novel software-based self-test method demonstrates its significant cost/fault coverage benefits and its ability to apply at-speed test while alleviating the need for high-speed testers.

[1]  Paolo Prinetto,et al.  Optimal hardware pattern generation for functional BIST , 2000, DATE '00.

[2]  Daniel G. Saab,et al.  CHEETA: Composition of hierarchical sequential tests using ATKET , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Jacob A. Abraham,et al.  A novel functional test generation method for processors using commercial ATPG , 1997, Proceedings International Test Conference 1997.

[4]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[5]  Clay S. Gloster,et al.  Built-in self-test with weighted random pattern hardware , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[7]  Katarzyna Radecka,et al.  Arithmetic built-in self-test for DSP cores , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[9]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[10]  Christos A. Papachristou,et al.  Instruction randomization self test for processor cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Sudhakar M. Reddy,et al.  On the design of random pattern testable PLA based on weighted random pattern testing , 1992, J. Electron. Test..

[12]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Syed Islam,et al.  VHDL modeling of built-in-self-test (BIST) for system on chip (SOC) design , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[14]  Jacob A. Abraham,et al.  Test generation for Gigahertz processors using an automatic functional constraint extractor , 1999, DAC '99.

[15]  Rochit Rajsuman.  Testing a system-on-a-chip with embedded microprocessor , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[16]  Gundolf Kiefer,et al.  Application of Deterministic Logic BIST on Industrial Circuits , 2001, J. Electron. Test..

[17]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[18]  Richard Davies,et al.  Manufacturing pattern development for the Alpha 21164 microprocessor , 1997, Proceedings International Test Conference 1997.

[19]  Hans-Joachim Wunderlich,et al.  Mixed-Mode BIST Using Embedded Processors , 1998, J. Electron. Test..

[20]  William V. Huott,et al.  Testing the 400 MHz IBM generation-4 CMOS chip , 1997, Proceedings International Test Conference 1997.

[21]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[23]  Peter Wohl,et al.  Test generation for ultra-large circuits using ATPG constraints and test-pattern templates , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[24]  Yervant Zorian,et al.  Built-in self-test for digital integrated circuits , 1994, AT&T Technical Journal.

[25]  Jian Shen,et al.  Native mode functional test generation for processors with applications to self test and design validation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[26]  Gundolf Kiefer,et al.  Deterministic BIST with Partial Scan , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[27]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[28]  Charles Njinda,et al.  How seriously do you take possible-detect faults? , 1997, Proceedings International Test Conference 1997.

[29]  Hans-Joachim Wunderlich.  Self test using unequiprobable random patterns , 1987 .