On core and more: a design perspective for systems-on-a-chip

In this survey, key drivers in design methodology are provided that enable successful design of systems-on-a-chip for the highly competitive telecommunications market. Main components of a design environment are described that fulfill the requirements of today's system design: efficient verification by means of fast simulation, integration of intellectual property, support of HW/SW co-design by means of a generic machine description language, generation of dedicated hardware blocks for high speed applications, and the link from system level performance evaluation to implementations in hardware and software.

[1]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[2]  Heinrich Meyr,et al.  ADEN: an environment for digital receiver ASIC design , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[3]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[4]  Heinrich Meyr,et al.  Compiled Simulation of Programmable DSP Architectures , 1997, J. VLSI Signal Process..

[5]  H. Meyr,et al.  High-speed VLSI architectures for soft-output Viterbi decoding , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[6]  Jan M. Rabaey,et al.  Design guidance in the power dimension , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[7]  J. A. Rowson,et al.  Blocking in a system on a chip , 1996 .

[8]  Emil F. Girczyc,et al.  Increasing Design Quality and Engineering Productivity through Design Reuse , 1993, 30th ACM/IEEE Design Automation Conference.

[9]  Heinrich Meyr,et al.  ComBox: library-based generation of VHDL modules , 1996, VLSI Signal Processing, IX.

[10]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .

[11]  Heinrich Meyr,et al.  Unified specification of control and data flow , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[12]  Heinrich Meyr,et al.  Digital Receiver Design Using VHDL Generation From Data Flow Graphs , 1995, 32nd Design Automation Conference.

[13]  Heinrich Meyr,et al.  High-speed FIR-filter architectures with scalable sample rates , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[14]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[15]  Heinrich Meyr,et al.  PCC: a modeling technique for mixed control/data flow systems , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[16]  G. Goossens,et al.  Architectural synthesis for medium and high throughput signal processing with the new Cathedral environment , 1991 .

[17]  Heinrich Meyr,et al.  Rapid prototyping of a DMSK transceiver , 1995, 1995 IEEE 45th Vehicular Technology Conference. Countdown to the Wireless Twenty-First Century.

[18]  John L. Hennessy,et al.  Hardware/Software Codesign of Processors: Concepts and Examples , 1996 .

[19]  Heinrich Meyr,et al.  Compiled HW/SW co-simulation , 1996, DAC '96.

[20]  Hugo De Man,et al.  Cathedral-III : architecture-driven high-level synthesis for high throughput DSP applications , 1991, 28th ACM/IEEE Design Automation Conference.

[21]  Heinrich Meyr,et al.  High speed bit-level pipelined architectures for redundant CORDIC implementation , 1992, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[22]  Barry K. Rosen,et al.  HSS--A High-Speed Simulator , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.