Divide and concatenate: a scalable hardware architecture for universal MAC
暂无分享,去创建一个
[1] Wilm E. Donath,et al. Hardware implementation , 1968, AFIPS '68 (Fall, part II).
[2] Kaya Ko,et al. RSA Hardware Implementation , 1995 .
[3] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[4] Hugo Krawczyk,et al. MMH: Software Message Authentication in the Gbit/Second Rates , 1997, FSE.
[5] Mark Shand,et al. Fast implementations of RSA cryptography , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.
[6] David McGrew. The Truncated Multi-Modular Hash Function (TMMH) , 2001 .
[7] Hugo Krawczyk,et al. Keying Hash Functions for Message Authentication , 1996, CRYPTO.
[8] Çetin Kaya Koç,et al. A Scalable Architecture for Modular Multiplication Based on Montgomery's Algorithm , 2003, IEEE Trans. Computers.
[9] Thomas Johansson,et al. Bucket Hashing with a Small Key Size , 1997, EUROCRYPT.
[10] Larry Carter,et al. New Hash Functions and Their Use in Authentication and Set Equality , 1981, J. Comput. Syst. Sci..
[11] Hugo Krawczyk,et al. UMAC: Fast and Secure Message Authentication , 1999, CRYPTO.
[12] Sarvar Patel,et al. SQUARE HASH: Fast Message Authenication via Optimized Universal Hash Functions , 1999, CRYPTO.