Modelling run-time arbitration by latency-rate servers in dataflow graphs
暂无分享,去创建一个
[1] Edward A. Lee,et al. Scheduling strategies for multiprocessor real-time DSP , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.
[2] Raymond Reiter,et al. Scheduling Parallel Computations , 1968, J. ACM.
[3] George Kesidis,et al. Bandwidth scheduling for wide-area ATM networks using virtual finishing times , 1996, TNET.
[4] Rene L. Cruz,et al. A calculus for network delay, Part I: Network elements in isolation , 1991, IEEE Trans. Inf. Theory.
[5] Rolf Ernst,et al. Performance analysis for complex embedded applications , 2005, Int. J. Embed. Syst..
[6] Domenico Ferrari,et al. Rate-Controlled Service Disciplines , 1994, J. High Speed Networks.
[7] Sander Stuijk,et al. Dataflow Analysis for Real-Time Embedded Multiprocessor System Design , 2005 .
[8] Geert Jan Olsder,et al. Synchronization and Linearity: An Algebra for Discrete Event Systems , 1994 .
[9] Marco Bekooij,et al. Performance Guarantees by Simulation of Process Networks. , 2005 .
[10] Rajeev Agrawal,et al. Performance bonds for flow control protocols , 1999, TNET.
[11] Jean A. Peperstraete,et al. Cycle-static dataflow , 1996, IEEE Trans. Signal Process..
[12] Erwin A. de Kock,et al. YAPI: application modeling for signal processing systems , 2000, Proceedings 37th Design Automation Conference.
[13] Steve Goddard,et al. Managing Latency and Buffer Requirements in Processing Graph Chains , 2001, Comput. J..
[14] Gerard J. M. Smit,et al. Efficient Computation of Buffer Capacities for Cyclo-Static Real-Time Systems with Back-Pressure , 2006, 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07).
[15] Jos T. J. van Eijndhoven,et al. Resource Reservations in Shared-Memory Multiprocessor SoCs , 2005 .
[16] Anujan Varma,et al. Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.
[17] Twan Basten,et al. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip , 2003, CASES '03.
[18] Marco Bekooij,et al. Performance guarantees by simulation of process , 2005, SCOPES '05.
[19] Gerard J. M. Smit,et al. Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).
[20] Rene L. Cruz,et al. A calculus for network delay, Part II: Network analysis , 1991, IEEE Trans. Inf. Theory.
[21] Yongxin Zhu,et al. Tuning SoC platforms for multimedia processing: identifying limits and tradeoffs , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..
[22] Shuvra S. Bhattacharyya,et al. Embedded Multiprocessors: Scheduling and Synchronization , 2000 .
[23] Gilles Kahn,et al. The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.
[24] Orlando Moreira,et al. Predictable Embedded Multiprocessor System Design , 2004, SCOPES.
[25] Hui Zhang,et al. Service disciplines for guaranteed performance service in packet-switching networks , 1995, Proc. IEEE.
[26] Yuming Jiang,et al. Relationship between guaranteed rate server and latency rate server , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.
[27] Harrick M. Vin,et al. Determining end-to-end delay bounds in heterogeneous networks , 1995, Multimedia Systems.