Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications

This paper presents a systematic study of the subthreshold analog/RF performance for underlap double gate (UDG) NMOSFETs using high dielectric constant (k) spacers. The conventional UDG-NMOSFETs offer reduced short-channel effects along with improved subthreshold analog/RF performance at a cost of higher distributed channel resistance and low on current. In this paper, we show that these drawbacks can be alleviated effectively by using high-k spacers without any severe degradation in the subthreshold analog/RF performance. In order to show the improvement in the device performance, we have studied the effect of high-k spacers on different subthreshold analog figures of merit such as the transconductance, transconductance generation factor, output resistance, and the intrinsic gain for different values of k . Moreover, we have analyzed the RF performance as a function of intrinsic capacitance and resistance, transport delay, inductance, cutoff frequency, and the maximum oscillation frequency. In order to assess the gain bandwidth (GBW) product, the circuit implementation of the UDG-NMOSFETs with different high-k spacers was performed on a common source amplifier. Our results show an improvement in the GBW of about 38% for the devices with high- k spacers compared to its low- k counterpart.

[1]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .

[2]  Samar K. Saha,et al.  MOSFET test structures for two-dimensional device simulation , 1995 .

[3]  K. Roy,et al.  Impact of gate underlap on gate capacitance and gate tunneling current in 16 nm DGMOS devices , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[4]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[5]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[6]  J. An,et al.  Physical insights on design and modeling of nanoscale FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[7]  S. Chakraborty,et al.  Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2007, IEEE Transactions on Electron Devices.

[8]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[9]  D.K. Sharma,et al.  Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.

[10]  K. Roy,et al.  Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[11]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.

[12]  In Man Kang,et al.  Non-quasi-static small-signal modeling and analytical parameter extraction of SOI FinFETs , 2006 .

[13]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[14]  J. Bokor,et al.  FinFET process refinements for improved mobility and gate work function engineering , 2002, Digest. International Electron Devices Meeting,.

[15]  Bipul C. Paul,et al.  Briefs Underlap DGMOS for Digital-Subthreshold Operation , 2006 .

[16]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[17]  Shunsuke Miyamoto,et al.  MOSFET harmonic distortion analysis up to the non-quasi-static frequency regime , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[18]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[19]  Seung-Hwan Kim,et al.  Modeling and Significance of Fringe Capacitance in Nonclassical CMOS Devices With Gate–Source/Drain Underlap , 2006, IEEE Transactions on Electron Devices.

[20]  Abhinav Kranti,et al.  Source/drain extension region engineering in nanoscale double gate SOI MOSFETs: Novel design methodology for low-voltage analog applications , 2007 .

[21]  Chandan Kumar Sarkar,et al.  Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications , 2009, Microelectron. Reliab..

[22]  Kazuya Ohuchi,et al.  Source/drain engineering for sub 100-nm technology node , 2002, Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on.

[23]  B.C. Paul,et al.  Underlap DGMOS for ultra-low power digital sub-threshold operation , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[24]  G. A. Armstrong,et al.  Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications , 2007, IEEE Transactions on Electron Devices.

[25]  D. Jimenez,et al.  Explicit Analytical Charge and Capacitance Models of Undoped Double-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[26]  K. Roy,et al.  Underlap DGMOS for digital-subthreshold operation , 2006, IEEE Transactions on Electron Devices.

[27]  K. Roy,et al.  Analytical Subthreshold Potential Distribution Model for Gate Underlap Double-Gate MOS Transistors , 2007, IEEE Transactions on Electron Devices.