Modeling and extraction of interconnect capacitances for multilayer VLSI circuits
暂无分享,去创建一个
Llanda M. Richardson | Kartik V. Raol | Reinhard Schumann | Narain D. Arora | N. Arora | K. Raol | L. Richardson | R. Schumann
[1] A. Ruehli,et al. Efficient Capacitance Calculations for Three-Dimensional Multiconductor Systems , 1973 .
[2] T. Sarkar,et al. Multiconductor Transmission Lines In Multilayered Dielectric Media , 1984 .
[3] Gary M. Tarolli,et al. Hierarchical Circuit Extraction with Detailed Parasitic Capacitance , 1983, 20th Design Automation Conference Proceedings.
[4] Albert Seidl,et al. CAPCAL-a 3-D capacitance solver for support of CAD systems , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Narain D. Arora,et al. OPTIMA: A nonlinear model parameter extraction program with statistical confidence region algorithms , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] C.D. Taylor,et al. On the parasitic capacitances of multilevel parallel metallization lines , 1985, IEEE Transactions on Electron Devices.
[7] Priscilla J. Fowler,et al. Symbolic Parasitic Extractor for Circuit Simulation (SPECS) , 1983, 20th Design Automation Conference Proceedings.
[8] Tapan K. Sarkar,et al. Analysis of Arbitrarily Oriented Microstrip Transmission Lines in Arbitrarily Shaped Dielectric Media Over a Finite Ground Plane , 1985 .
[9] Timothy N. Trick,et al. HPEX: A Hierarchical Parasitic Circuit Extractor , 1987, 24th ACM/IEEE Design Automation Conference.
[10] A. Winkler,et al. Devices , 1898, Electrocatalysis in Balancing the Natural Carbon Cycle.
[11] Masao Fukuma,et al. Process-Based Three-Dimensional Capacitance Simulation -- TRICEPS , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] P. Yang,et al. Multilevel metal capacitance models for CAD design synthesis systems , 1992, IEEE Electron Device Letters.
[13] N. P. van der Meijs,et al. Space-efficient extraction algorithms , 1992 .
[14] Alberto L. Sangiovanni-Vincentelli,et al. Automatic generation of analytical models for interconnect capacitances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[15] P. Benedek. Capacitances of a planar multiconductor configuration on a dielectric substrate by a mixed order finite-element method , 1976 .
[16] P.M. Dewilde,et al. Capacitance coefficients for VLSI multilevel metallization lines , 1987, IEEE Transactions on Electron Devices.
[17] T. Sakurai,et al. Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.
[18] Jacob K. White,et al. A fast multipole algorithm for capacitance extraction of complex 3-D geometries , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.
[19] W. H. Dierking,et al. VLSI parasitic capacitance determination by flux tubes , 1982, IEEE Circuits & Systems Magazine.