GeneSys: a leaf-cell layout synthesis system for GHz VLSI designs

We present a new VLSI layout tool that synthesizes leaf-cell layouts for custom designs as well as standard cell and datapath libraries. GeneSys takes a leaf-cell schematic and a variety of top-down constraints to produce a layout for the circuit. The tool consists of five main components: placer, router, compactor, reliability analyzer and family generator. The system features new 2-D device placement and routing algorithms driven by reliability constraints. A Cell Architecture Rules feature allows customization of the tool to various layout styles. The family generation feature allows rapid synthesis of layout families from template cells. Initial usage statistics show a 2-4X mask designer productivity improvement for a variety of cells.

[1]  John P. Hayes,et al.  Width minimization of two-dimensional CMOS cells using integer programming , 1996, Proceedings of International Conference on Computer Aided Design.

[2]  J. Lam,et al.  The Layout Synthesizer: An Automatic Block Generation System , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  Sung-Mo Kang,et al.  iTEM: a chip-level electromigration reliability diagnosis tool using electrothermal timing simulation , 1996, Proceedings of International Reliability Physics Symposium.

[4]  Yu-Chin Hsu,et al.  An efficient layout style for two-metal CMOS leaf cells and its automatic synthesis , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Sung-Mo Kang,et al.  Hierarchical electromigration reliability diagnosis for VLSI interconnects , 1996, 33rd Design Automation Conference Proceedings, 1996.

[6]  Rob A. Rutenbar,et al.  Efficient area minimization for dynamic CMOS circuits , 1996, Proceedings of Custom Integrated Circuits Conference.

[7]  Rob A. Rutenbar,et al.  An O(n) algorithm for transistor stacking with performance constraints , 1996, DAC '96.

[8]  Grant Martin,et al.  Transistor placement and interconnect algorithms for leaf cell synthesis , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[9]  Carl Sechen,et al.  An area minimizing layout generator for random logic blocks , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[10]  Wolfgang Krautschneider,et al.  Scaling down and reliability problems of gigabit CMOS circuits , 1997 .

[11]  M. Sakao,et al.  A high-density data-path generator with stretchable cells , 1994 .

[12]  K. N. Lam,et al.  PECS: a peak current and power simulator for CMOS combinational circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.