Ultra-low ESL capacitor based on Silicon technology with substrate embedded platform
暂无分享,去创建一个
Jisoo Hwang | Heeseok Lee | Jongkyu Yoo | JungHwa Kim | Junghwa Kim | Heeseok Lee | Jisoo Hwang | J. Yoo
[1] C. Bunel,et al. Low profile integrated passive devices with 3D high density capacitors ideal for embedded and die stacking solutions , 2012, 2012 4th Electronic System-Integration Technology Conference.
[2] H. Jacquinot,et al. Characterization, modeling and optimization of 3D embedded trench decoupling capacitors in Si-RF interposer , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[4] M. Kaiser,et al. Ultrahigh Capacitance Density for Multiple ALD-Grown MIM Capacitor Stacks in 3-D Silicon , 2008, IEEE Electron Device Letters.
[5] Heeseok Lee,et al. Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[6] C. Bunel,et al. Ultra thin low ESL and ultra wide broadband silicon capacitors , 2016, 2016 International Conference on Electronics Packaging (ICEP).
[7] J. Andresakis,et al. Novel substrate with combined embedded capacitance and resistance for better electrical performance and higher integration , 2006, 56th Electronic Components and Technology Conference 2006.
[8] Sung-Mao Wu,et al. Embedded Process Development of Passive Component and Characterization Analysis for Organic Packaging Substrate , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.
[9] Heeseok Lee,et al. Highly Integrated SIP for Mobile Device , 2019, 2019 International Wafer Level Packaging Conference (IWLPC).
[10] Sung-Mao Wu,et al. Study of Discrete Capacitor Embedded Process and Characterization Analysis in Organic-Base Substrate , 2007, 2007 9th Electronics Packaging Technology Conference.
[11] K. Allers,et al. A high-performance trench capacitor integrated in a passive integration technology , 2009 .
[12] W. Lee,et al. A new capacitor on metal (COM) cell for beyond 256 Mbit DRAM , 1994, Proceedings of 1994 VLSI Technology Symposium.
[14] Manabu Watanabe,et al. Improved Structure for Package Substrates with Embedded Thin-Film Capacitor , 2019, 2019 IEEE 69th Electronic Components and Technology Conference (ECTC).
[15] Junghwa Kim,et al. Hybrid Approach for Large Size FC-BGA to Enhance Thermal and Electrical Performance Including Power Delivery , 2019, 2019 IEEE 69th Electronic Components and Technology Conference (ECTC).
[16] Jin-Yuan Lai,et al. The warpage and thermal simulation study for embedded die technology , 2016, 2016 IEEE CPMT Symposium Japan (ICSJ).
[17] Kinam Kim,et al. A new DRAM cell technology using merged process with storage node and memory cell contact for 4 Gb DRAM and beyond , 1998 .
[18] B. C. Kim,et al. A new test method for embedded passives in high density package substrates , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).
[19] Fred Roozeboom,et al. Ultrahigh-density (>0.4 uF/mm2 Trench Capacitors in Silicon , 2008 .
[20] Y.S. Lee,et al. A mechanically enhanced storage node for virtually unlimited height (MESH) capacitor aiming at sub 70nm DRAMs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..