Applying Software Model Checking Techniques for Behavioral UML Models

This work presents a novel approach for the verification of Behavioral UML models, by means of software model checking.

[1]  Bernd Westphal,et al.  The Rhapsody UML Verification Environment , 2004, Proceedings of the Second International Conference on Software Engineering and Formal Methods, 2004. SEFM 2004..

[2]  Edmund M. Clarke,et al.  Modular Translation of Statecharts to SMV , 2000 .

[3]  Mary Sheeran,et al.  Checking Safety Properties Using Induction and a SAT-Solver , 2000, FMCAD.

[4]  Ivan Porres,et al.  Model Checking Dynamic and Hierarchical UML State Machines , 2006 .

[5]  Alessandro Armando,et al.  Bounded Model Checking of Software Using SMT Solvers Instead of SAT Solvers , 2006, SPIN.

[6]  Bernhard Rumpe,et al.  «UML»’99 — The Unified Modeling Language , 2003, Lecture Notes in Computer Science.

[7]  Stephan Merz,et al.  Model Checking , 2000 .

[8]  Rajeev Alur,et al.  A Temporal Logic of Nested Calls and Returns , 2004, TACAS.

[9]  강문설.  [서평]「The Unified Modeling Language User Guide」 , 1999 .

[10]  Daniel Kroening,et al.  A Tool for Checking ANSI-C Programs , 2004, TACAS.

[11]  Dániel Varró,et al.  VIATRA - visual automated transformations for formal verification and validation of UML models , 2002, Proceedings 17th IEEE International Conference on Automated Software Engineering,.

[12]  Johan Lilius,et al.  Formalising UML State Machines for Model Checking , 1999, UML.

[13]  Bernd Fischer,et al.  SMT-Based Bounded Model Checking for Embedded ANSI-C Software , 2012, IEEE Transactions on Software Engineering.

[14]  Gerard J. Holzmann,et al.  Implementing statecharts in PROMELA/SPIN , 1998, Proceedings. 2nd IEEE Workshop on Industrial Strength Formal Specification Techniques.

[15]  David Notkin,et al.  Model checking large software specifications , 1996, SIGSOFT '96.

[16]  Fred Kröger,et al.  Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.

[17]  A. Prasad Sistla,et al.  Safety, liveness and fairness in temporal logic , 1994, Formal Aspects of Computing.

[18]  Iulian Ober,et al.  Validating timed UML models by simulation and verification , 2006, International Journal on Software Tools for Technology Transfer.

[19]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[20]  Tommi A. Junttila,et al.  Symbolic model checking of hierarchical UML state machines , 2008, 2008 8th International Conference on Application of Concurrency to System Design.

[21]  Ballengee Christine Morris.  Beyond the Standard , 2011 .

[22]  Balázs Benyó,et al.  Verification of UML Statechart Models of Embedded Systems , 2002 .

[23]  C. M. Prashanth,et al.  An Efficient Event Based Approach for Verification of UML Statechart Model for Reactive Systems , 2008, 2008 16th International Conference on Advanced Computing and Communications.

[24]  Nima Kaveh,et al.  Using Model Checking to Detect Deadlocks in Distributed Object Systems , 2000, EDO.

[25]  David Harel,et al.  Statecharts: A Visual Formalism for Complex Systems , 1987, Sci. Comput. Program..

[26]  Diego Latella,et al.  Automatic Verification of a Behavioural Subset of UML Statechart Diagrams Using the SPIN Model-checker , 1999, Formal Aspects of Computing.

[27]  Wolfgang Emmerich,et al.  Engineering Distributed Objects , 2000, Lecture Notes in Computer Science.