Hardware Generation of Random Single Input Change Test Sequences

The combination of higher quality requirements and sensitivity of high performance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. As delay testing using external testers requires expensive ATE, built-in self test (BIST) is an alternative technique that can significantly reduce the test cost.It has been proven that Single Input Change (SIC) test sequences are more effective than classical Multiple Input Change (MIC) test sequences when a high robust delay fault coverage is targeted. It has also been shown that random SIC (RSIC) test sequences achieve a higher fault coverage than random MIC (RMIC) test sequences when both robust and non robust tests are under consideration; the experimental results were based on a software generation of RSIC sequences that are easily generated.Obviously, a hardware RSIC generation providing similar results can be obtained. However, this hardware generator must be carefully designed. In this paper, it is explained what are the criteria which must be satisfied for this purpose. A solution is proposed and illustrated with an example. Then, it is shown that a bad result may be obtained if one of these criteria is not satisfied.

[1]  René David.  Random Testing of Digital Circuits: Theory and Applications , 1998 .

[2]  David Thomas,et al.  The Art in Computer Programming , 2001 .

[3]  Janusz Rajski,et al.  Comparative study of CA-based PRPGs and LFSRs with phase shifters , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[5]  A. Virazel.  Delay fault testing : Effectiveness of random SIC and random MIC test sequence , 2001 .

[6]  Arnaud Virazel.  Test intégré des circuits digitaux : analyse et génération de séquences aléatoires adjacentes , 2001 .

[7]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  Mireille Jacomino,et al.  An algebraic method for delay fault testing , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  Donald E. Knuth,et al.  The art of computer programming, volume 3: (2nd ed.) sorting and searching , 1998 .

[10]  Paul H. Bardell,et al.  Pseudorandom Arrays for Built-In Tests , 1986, IEEE Transactions on Computers.

[11]  Arnaud Virazel,et al.  Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences , 2001, J. Electron. Test..

[12]  Sandeep K. Gupta,et al.  Weighted random robust path delay testing of synthesized multilevel circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).