Design and built-in characterization of digital-to-time converters for ultra-low power ADPLLs
暂无分享,去创建一个
Kathleen Philips | Robert B. Staszewski | Ming Ding | Yao-Hong Liu | Cui Zhou | Peng Chen | Ao Ba | Harmke de Groot | Xiongchuan Huang
[1] M.Z. Straayer,et al. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.
[2] Kathleen Philips,et al. 9.8 An 860μW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[3] Giovanni Marzin,et al. A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.
[4] Tsung-Hsien Lin,et al. A Delta-Sigma Pulse-Width Digitization Technique for Super-Regenerative Receivers , 2010, IEEE Journal of Solid-State Circuits.
[5] O. Moreira-Tamayo,et al. All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.