Extending integrated-circuit yield-models to estimate early-life reliability

The integrated yield-reliability model for integrated circuits allows one to estimate the yield, following both wafer probe and burn-in testing. The model is based on the long observed clustering of defects and the experimentally verified relation between defects causing wafer probe failures, and defects causing infant mortality failures. The 2-parameter negative binomial distribution is used to describe the distribution of defects over a semiconductor wafer. The clustering parameter /spl alpha/, while known to play a key role in accurately determining wafer probe yields, is shown, for the first time, to play a similar role in determining burn-in fall-out. Numerical results indicate that the number of infant mortality failures predicted by the clustering model can differ appreciably from calculations that ignore clustering. This is particularly apparent when wafer probe yields are low, and clustering is high.

[1]  Israel Koren,et al.  A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits , 1993, IEEE Trans. Computers.

[2]  Adit D. Singh,et al.  Burn-in failures and local region yield: an integrated field-reliability model , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[3]  C. H. Stapper,et al.  Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..

[4]  F.G. Kuper,et al.  Impact of screening of latent defects at electrical test on the yield-reliability relation and application to burn-in elimination , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[5]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[6]  Adit D. Singh,et al.  Exploiting defect clustering to screen bare die for infant mortality failures: an experimental study , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Adit D. Singh,et al.  Estimating burn-in fall-out for redundant memory , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Israel Koren,et al.  Yield Models for Defect-Tolerant VLSI Circuits: A Review , 1989 .

[9]  H. H. Huston,et al.  Reliability defect detection and screening during processing-theory and implementation , 1992, 30th Annual Proceedings Reliability Physics 1992.

[10]  Adit D. Singh,et al.  Screening for known good die (KGD) based on defect clustering: an experimental study , 1997, Proceedings International Test Conference 1997.

[11]  F. Kuper,et al.  Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programs , 1996, Proceedings of International Reliability Physics Symposium.

[12]  W. C. Riordan,et al.  Microprocessor reliability performance as a function of die location for a 0.25 /spl mu/, five layer metal CMOS logic process , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[13]  Adit D. Singh,et al.  On optimizing VLSI testing for product quality using die-yield prediction , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Adit D. Singh,et al.  Binning for IC quality: experimental studies on the SEMATECH data , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[15]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.

[16]  C. Stapper.  Correlation analysis of particle clusters on integrated circuit wafers , 1987 .