Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling

Ethernet is an emerging technology in the automotive domain and is capable to overcome the bandwidth and scalability limits of traditional buses like CAN or FlexRay. Formal performance analysis methods are required to verify the timing, e.g. by providing upper bounds on end-to-end latencies, in safety-critical real-time systems, such as automotive control and advanced driver assistance systems. In many real-time capable Ethernet implementations such as IEEE 802.1Q or AVB, frames can be prioritized and frames of equal priority are scheduled in FIFO order at the switch ouput ports. In this paper, we show how to exploit Ethernet's FIFO scheduling in a compositional formal performance analysis to derive tighter timing guarantees. In an automotive Ethernet setup, our proposed analysis leads to a significant reduction in end-to-end latency guarantees.

[1]  Christian Fraboul,et al.  Applying Trajectory approach with static priority queuing for improving the use of available AFDX resources , 2011, Real-Time Systems.

[2]  Alan Burns,et al.  An extendible approach for analyzing fixed priority hard real-time tasks , 1994, Real-Time Systems.

[3]  Pascal Richard,et al.  Optimistic problems in the trajectory approach in FIFO context , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[4]  Rolf Ernst,et al.  System level performance analysis - the SymTA/S approach , 2005 .

[5]  Rolf Ernst,et al.  Formal worst-case timing analysis of Ethernet topologies with strict-priority and AVB switching , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).

[6]  Rolf Ernst,et al.  Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis , 2012 .

[7]  Lothar Thiele,et al.  Real-time calculus for scheduling hard real-time systems , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[8]  Michael Glaß,et al.  Timing analysis of Ethernet AVB-based automotive E/E architectures , 2013, 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA).

[9]  Rolf Ernst,et al.  Exploiting shaper context to improve performance bounds of Ethernet AVB networks , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Alan Burns,et al.  Controller Area Network (CAN) schedulability analysis: Refuted, revisited and revised , 2007, Real-Time Systems.

[11]  Rolf Ernst,et al.  Improving formal timing analysis of switched ethernet by exploiting traffic stream correlations , 2014, 2014 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[12]  Petru Eles,et al.  Schedulability analysis of Ethernet AVB switches , 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications.

[13]  Rolf Ernst,et al.  Providing accurate event models for the analysis of heterogeneous multiprocessor systems , 2008, CODES+ISSS '08.

[14]  Laurent George,et al.  The Trajectory approach for AFDX FIFO networks revisited and corrected , 2014, 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications.

[15]  R. Ernst,et al.  Compositional Performance Analysis in Python with pyCPA , 2012 .

[16]  Rolf Ernst,et al.  Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures , 2010 .

[17]  Steven Martin,et al.  Schedulability analysis of flows scheduled with FIFO: application to the expedited forwarding class , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.