Static Design of Spin Transfer Torques Magnetic Look Up Tables for ASIC Designs

In this paper, we propose a static approach to the design of Spin Transfer Torque Look Up Tables (STT-LUT) for integration in ASIC and investigate the sensing reliability in the proposed design in detail. The proposed design style utilizes STT-Latches that their sensing reliability is key in determining the overall reliability of the proposed static STT-LUT. The simulation results in a 10nm FinFET CMOS technology shows that the proposed static STT-LUT design exhibits up to 26% read delay reduction compared to the best dynamic STT-LUT design, and more than 2.5X reduction in sensing failure rate.

[1]  H. Ohno,et al.  A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.

[2]  Chaitali Chakrabarti,et al.  Compact modeling of STT-MTJ devices , 2014 .

[3]  Yiran Chen,et al.  Compact Model of Subvolume MTJ and Its Design Application at Nanoscale Technology Nodes , 2015, IEEE Transactions on Electron Devices.

[4]  Houman Homayoun,et al.  Dynamic single and Dual Rail spin transfer torque look up tables with enhanced robustness under CMOS and MTJ process variations , 2016, 2016 IEEE 34th International Conference on Computer Design (ICCD).

[5]  Jacques-Olivier Klein,et al.  Design Optimization and Analysis of Multicontext STT-MTJ/CMOS Logic Circuits , 2015, IEEE Transactions on Nanotechnology.

[6]  Daisuke Suzuki,et al.  Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array , 2009, 2009 Symposium on VLSI Circuits.

[7]  K. Banerjee,et al.  Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part II: Implications for Process, Device, and Circuit Design , 2010, IEEE Transactions on Electron Devices.

[8]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[9]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[10]  Sudhakar Yalamanchili,et al.  An energy efficient cache design using Spin Torque Transfer (STT) RAM , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).