Delay-Based True Random Number Generator in Sub-Nanomillimeter IoT Devices
暂无分享,去创建一个
[1] A. L. McWhorter,et al. 1/f noise and related surface effects in germanium , 1955 .
[2] Mark Anders,et al. Near-threshold voltage (NTV) design — Opportunities and challenges , 2012, DAC Design Automation Conference 2012.
[3] Jovan Dj. Golic,et al. High-Speed True Random Number Generation with Logic Gates Only , 2007, CHES.
[4] Wayne Luk,et al. FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers , 2010, 2010 International Conference on Field Programmable Logic and Applications.
[5] Wayne H. Enright,et al. Robust and reliable defect control for Runge-Kutta methods , 2007, TOMS.
[6] Alistair A. Young,et al. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) , 2017, MICCAI 2017.
[7] Jun Zhou,et al. Near-threshold processor design techniques for power-constrained computing devices , 2017, 2017 IEEE 12th International Conference on ASIC (ASICON).
[8] Christophe Guyeux,et al. Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses , 2018, Comput. Sci. Rev..
[9] Mustafa Türk,et al. Implementation of Non-periodic Sampling True Random Number Generator on FPGA , 2015 .
[10] Milos Drutarovský,et al. True Random Number Generator Embedded in Reconfigurable Hardware , 2002, CHES.
[11] K. Chapman. Saving Costs with the SRL16E , 2000 .
[12] Vikram Suresh,et al. $\mu $ RNG: A 300–950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS , 2016, IEEE Journal of Solid-State Circuits.
[13] Zdeněk Říha,et al. On the interpretation of results from the NIST statistical test suite , 2015 .
[14] F. Hooge. 1/ƒ noise is no surface effect , 1969 .
[15] Qiaoyan Yu,et al. Hardware security assurance in emerging IoT applications , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).
[16] Sedat Akleylek,et al. Security requirements for cryptographic modules , 2013 .
[17] David Blaauw,et al. Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.
[18] Wayne Luk,et al. The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[19] Pierre L'Ecuyer,et al. TestU01: A C library for empirical testing of random number generators , 2006, TOMS.
[20] Lei Yang,et al. Security and Privacy in the Internet of Things , 2017 .
[21] Ismail Koyuncu,et al. The design and realization of a new high speed FPGA-based chaotic true random number generator , 2017, Comput. Electr. Eng..
[22] Baosen Zhang,et al. An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS , 2018, 2018 IEEE Symposium on VLSI Circuits.
[23] Young-Sik Kim,et al. Fast Digital TRNG Based on Metastable Ring Oscillator , 2008, CHES.
[24] K. B. Cook,et al. Physical origins of burst noise in transistors , 1971 .