A low-power, high-performance approximate multiplier with configurable partial error recovery
暂无分享,去创建一个
Fabrizio Lombardi | Jie Han | Cong Liu | F. Lombardi | Jie Han | Cong Liu
[1] Fabrizio Lombardi,et al. New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.
[2] Puneet Gupta,et al. Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.
[3] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .
[4] Earl E. Swartzlander,et al. Computer Arithmetic , 1980 .
[5] John Lach,et al. A methodology for energy-quality tradeoff using imprecise hardware , 2012, DAC Design Automation Conference 2012.
[6] Kiat Seng Yeo,et al. Low-power high-speed multiplier for error-tolerant application , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).
[7] Jie Han,et al. Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).
[8] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[9] Ku He,et al. Modeling and synthesis of quality-energy optimal approximate adders , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Earl E. Swartzlander,et al. Analysis of column compression multipliers , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.
[11] Shih-Lien Lu. Speeding Up Processing with Approximation Circuits , 2004, Computer.
[12] Mircea Vladutiu,et al. Computer Arithmetic , 2012, Springer Berlin Heidelberg.