The quantization effects of the CORDIC algorithm
暂无分享,去创建一个
[1] Joseph R. Cavallaro,et al. CORDIC arithmetic for an SVD processor , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).
[2] J. S. Walther,et al. A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).
[3] Hassan Masud Ahmed. Signal processing algorithms and architectures , 1982 .
[4] Alvin M. Despain,et al. Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.
[5] Xiaobo Sharon Hu,et al. Expanding the Range of Convergence of the CORDIC Algorithm , 1991, IEEE Trans. Computers.
[6] Jean-Marc Delosme,et al. Scattering Arrays For Matrix Computations , 1982, Optics & Photonics.
[7] Jack E. Volder,et al. The CORDIC computing technique , 1899, IRE-AIEE-ACM '59 (Western).
[8] Jean-Marc Delosme,et al. Highly concurrent computing structures for matrix arithmetic and signal processing , 1982, Computer.
[9] Jack E. Volder. The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..
[10] T. C. Chen. Automatic computation of exponentials, logarithms, ratios and square roots , 1972 .
[11] Jean-Michel Muller,et al. The FELIN arithmetic coprocessor chip , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).
[12] E.F. Deprettere,et al. An optimal floating-point pipeline CMOS CORDIC processor , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[13] Milos D. Ercegovac,et al. On-Line Schemes For Computing Rotation Angles For SVDS , 1988, Optics & Photonics.
[14] J.-M. Delosme,et al. VLSI implementation of rotations in pseudo-Euclidean spaces , 1983, ICASSP.
[15] Ed F. Deprettere,et al. Pipelined cordic architectures for fast VLSI filtering and array processing , 1984, ICASSP.
[16] Yu Hen Hu,et al. Doubly pipelined Cordic array for digital signal processing algorithms , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[17] J. Delosme. A Processor for Two-Dimensional Symmetric Eigenvalue and Singular Value Arrays. , 1987 .
[18] C.M. Rader,et al. MUSE-a systolic array for adaptive nulling with 64 degrees of freedom, using Givens transformations and wafer scale integration , 1990, [1992] Proceedings of the International Conference on Application Specific Array Processors.