FlexDEF: Development framework for processor architecture implementation and evaluation

Designing a processor is a complex task that uses multiple and varied tools. The complete development cycle spans software as well as hardware design and verification. More often than not, in spite of the close dependencies between hardware and software, there is no common platform for quick and accurate testing of these dependencies. Though such systems are often employed in industry, it is not common for end-to-end frameworks to be deployed in educational and research settings.We present the FlexCore Design Exploration Framework (FlexDEF), an end-to-end tool-chain used to develop the FlexCore processor and its accompanying cache system. The tool-chain is a hierarchically linked system that spans the various development phases involved in design and verification. The processor system is intended to be a model, for use in research-oriented projects where both the software and hardware are in a constant state of flux. We discuss the complete framework and the advantages in each context. Finally, we summarize the developments and discuss the future of the FlexDEF tool-chain.

[1]  Kingshuk Karuri,et al.  A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  David A. Patterson,et al.  Computer Organization & Design: The Hardware/Software Interface , 1993 .

[3]  Mark Horowitz,et al.  An integrated framework for joint design space exploration of microarchitecture and circuits , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  Alex K. Jones,et al.  An architectural space exploration tool for domain specific reconfigurable computing , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[5]  Magnus Själander,et al.  A Flexible Datapath Interconnect for Embedded Applications , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[6]  Magnus Själander,et al.  FlexCore: Utilizing Exposed Datapath Control for Efficient Computing , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[7]  Per Stenström,et al.  A Flexible Code Compression Scheme Using Partitioned Look-Up Tables , 2009, HiPEAC.

[8]  Alen Bardizbanyan,et al.  Reconfigurable Instruction Decoding for a Wide-Control-Word Processor , 2011, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum.

[9]  Luciano Lavagno,et al.  Hardware/software design space exploration for a reconfigurable processor , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Tung Thanh Hoang,et al.  Design space exploration for an embedded processor with flexible datapath interconnect , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[11]  Donald J. Patterson,et al.  Computer organization and design: the hardware-software interface (appendix a , 1993 .