Map Matching for Vehicle Guidance

A two-phase, non-overlapping clock signal is generated in response to a single-phase input clock signal by delaying the input clock signal to produce the first phase output clock signal ( phi 1), producing a delayed signal from the first phase clock signal, and gating the further delayed first phase clock signal with the input clock signal to produce an inverted signal for a second phase clock signal ( phi 2), in order to produce gaps between the trailing edge of one phase of the output clock and the leading edge of the other phase of the output clock signal in order to accommodate dynamic transient conditions that must occur in a following utilization circuit between successive phase clock pulse signals.