Embedded test control schemes for compression in SOCs

This paper presents novel control schemes for testing embedded cores in a system on a chip (SOC). It converts a traditional BIST scheme into an externally controllable scheme to achieve a high test quality within optimal test execution time without inserting test points. The scheme promotes design and test reuse without revealing IP information.

[1]  J. Desposito.  SOC and deep-submicron technology drive new DFT strategies , 1998 .

[2]  Dong Sam Ha,et al.  COMPACT: a hybrid method for compressing test data , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[3]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[4]  Dong Sam Ha,et al.  An efficient method for compressing test data , 1997, Proceedings International Test Conference 1997.

[5]  Samiha Mourad,et al.  Controllable LFSR for BIST , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].

[6]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[8]  Huaguo Liang,et al.  A mixed mode BIST scheme based on reseeding of folding counters , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[10]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[12]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[13]  Samiha Mourad,et al.  Compression technique for interactive BIST application , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[14]  S. Hellebrand,et al.  An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[15]  Nur A. Touba,et al.  Modifying user-defined logic for test access to embedded cores , 1997, Proceedings International Test Conference 1997.