Hunting Down the Bubble Makers in Fabs

Based on a simulated non volatile memory fab, we employ data-mining to identify and quantify the apparent causes of work in process bubbles along the process. The chosen bubble formalization methods proved able to detect the phenomenon and enabled its occurrence frequency to be forecasted. In the chosen environment, bubbles seem to be highly correlated with the utilization patterns of the process segment considered.

[1]  R. Suganya,et al.  Data Mining Concepts and Techniques , 2010 .

[2]  P. M. Pelagagge,et al.  Performance analysis of automated interbay material handling and storage systems for large wafer fab , 1994, Proceedings of 16th IEEE/CPMT International Electronic Manufacturing Technology Symposium.

[3]  Nur Evin Özdemirel,et al.  Manufacturing lead time estimation using data mining , 2006, Eur. J. Oper. Res..

[4]  J. Shanthikumar,et al.  Empirical results on the relationship between die yield and cycle time in semiconductor wafer fabrication , 1996 .

[5]  Ben-Chang Shia,et al.  Imputing manufacturing material in data mining , 2008, J. Intell. Manuf..

[6]  Andrew Kusiak,et al.  Rough set theory: a data mining tool for semiconductor manufacturing , 2001 .

[7]  Frank Chance,et al.  WAFER FAB CYCLE TIME MANAGEMENT USING MES DATA , 2000 .

[8]  T. Baker,et al.  Comprehensive cycle time reduction program at AMD's fab25 , 2001, 2001 IEEE International Symposium on Semiconductor Manufacturing. ISSM 2001. Conference Proceedings (Cat. No.01CH37203).

[9]  Aiko M. Hormann,et al.  Programs for Machine Learning. Part I , 1962, Inf. Control..

[10]  R. C. Leachman,et al.  Stochastic wafer fabrication scheduling , 2003 .

[11]  Oliver Rose.  WIP evolution of a semiconductor factory after a bottleneck workcenter breakdown , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[12]  Yoshio Iwata,et al.  Multi-objective capacity planning for agile semiconductor manufacturing , 2003 .

[13]  Navdeep S. Grewal,et al.  Validating simulation model cycle times at Seagate Technology , 1999, WSC '99.

[14]  Douglas C. Montgomery,et al.  Introduction to Statistical Quality Control , 1986 .

[15]  S. Bilgin,et al.  Implementation of a WIP modeling system at LSI logic , 2003 .

[16]  Reha Uzsoy,et al.  Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication , 2000 .

[17]  Gerald T. Mackulak,et al.  A simulation-based cost modeling methodology for evaluation of interbay material handling in a semiconductor wafer fab , 2000, 2000 Winter Simulation Conference Proceedings (Cat. No.00CH37165).

[18]  Pacifico M. Pelagagge,et al.  Performance analysis of automated interbay material-handling and storage systems for large Wafer Fab , 1996 .

[19]  M. Hassoun,et al.  Identification and Cost Estimation of WIP Bubbles in a Fab , 2008, IEEE Transactions on Semiconductor Manufacturing.

[20]  Sunil Kumar,et al.  Queueing network models in the design and analysis of semiconductor wafer fabs , 2001, IEEE Trans. Robotics Autom..

[21]  J. MacQueen.  Some methods for classification and analysis of multivariate observations , 1967 .

[22]  Shang Zhi,et al.  A proof of the queueing formula: L=λW , 2001 .

[23]  Jack Bieker,et al.  Data mining solves tough semiconductor manufacturing problems , 2000, KDD '00.

[24]  U. Arazy,et al.  A framework model for fab agility and 25 ways to be agile , 2000, Proceedings of ISSM2000. Ninth International Symposium on Semiconductor Manufacturing (IEEE Cat. No.00CH37130).

[25]  John W. Fowler,et al.  A new scheduling approach using combined dispatching criteria in wafer fabs , 2003 .

[26]  P. R. Kumar,et al.  Distributed scheduling based on due dates and buffer priorities , 1991 .

[27]  Jim Dai,et al.  DPPS SCHEDULING POLICIES IN SEMICONDUCTOR WAFER FABS , 2003 .

[28]  Raymond H. Putra,et al.  Sensitivity analysis on causal events of wip bubbles by a log-driven simulator , 2007, 2007 Winter Simulation Conference.

[29]  Shekar Krishnaswamy,et al.  Implementing the theory of constraints philosophy in highly reentrant systems , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[30]  C. Cunningham,et al.  A80-a new perspective on predictable factory performance , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[31]  Amit K. Gupta,et al.  ASAP applications of simulation modeling in a wafer fab , 2002, Proceedings of the Winter Simulation Conference.

[32]  Jiawei Han,et al.  Data Mining: Concepts and Techniques , 2000 .

[34]  P. McGlynn,et al.  How to get predictable throughput times in a multiple product environment , 1997, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023).

[35]  D. W. Collins,et al.  An analysis of the "K-step ahead" minimum inventory variability policy(R) using SEMATECH semiconductor manufacturing data in a discrete-event simulation model , 1997, 1997 IEEE 6th International Conference on Emerging Technologies and Factory Automation Proceedings, EFTA '97.

[36]  J. Si,et al.  Understanding a semiconductor process using a full-scale model , 2002 .