Architecture driven circuit partitioning

We propose an architecture driven partitioning algorithm for netlists with multi terminal nets. Our target architecture is a multi FPGA emulation system with folded Clos network for board routing. Our goal is to minimize the number of FPGA chips used and maximize the routability. To that end, we introduce a new cost function: the average number of pseudo terminals per net in a multi way cut. Experiment result shows that our algorithm is very effective in terms of the number of chips used and the routability as compared to other methods.

[1]  Joseph Varghese,et al.  An efficient logic emulation system , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[2]  Carl Sechen,et al.  A timing driven N-way chip and multi-chip partitioner , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  TingTing Hwang,et al.  Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Martine D. F. Schlag,et al.  BORG: A RECONFIGURABLE PROTOTYPING BOARD USING FIELD-PROGRAMMABLE GATE ARRAYS , 1991 .

[5]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[6]  Daniel P. Lopresti,et al.  Building and using a highly parallel programmable logic array , 1991, Computer.

[7]  Martin D. F. Wong,et al.  On Optimal Board-Level Routing for FPGA-based Logic Emulation , 1995, 32nd Design Automation Conference.

[8]  Chung-Kuan Cheng,et al.  Local ratio cut and set covering partitioning for huge logic emulation systems , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Chingwei Yeh,et al.  A general purpose multiple way partitioning algorithm , 1991, DAC '91.

[10]  Martine D. F. Schlag,et al.  Architectural tradeoffs in field-programmable-device-based computing systems , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[11]  Gerald M. Masson,et al.  A Sampler of Circuit Switching Networks , 1979, Computer.

[12]  Abbas El Gamal,et al.  Optimal replication for min-cut partitioning , 1992, ICCAD.

[13]  Chingwei Yeh,et al.  A general purpose multiple way partitioning algorithm , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  Donald E. Thomas,et al.  Multi-way Partitioning For Minimum Delay For Look-Up Table Based FPGAs , 1995, 32nd Design Automation Conference.

[15]  D. R. Fulkerson,et al.  Flows in Networks. , 1964 .