Partial-SOI isolation structure for reduced bipolar transistor parasitics

A bipolar isolation structure with the capability of significantly reducing collector-base capacitance and base resistance is presented. Partial SOI, with SOI surrounding the collector opening, can be used to reduce the collector window width in combination with any emitter-base self-aligned bipolar device structure, and in particular for device structures that feature sublithographic emitter width. Near-ideal transistor Gummel characteristics and a minimum ECL gate delay of 24 ps have been achieved with a nonoptimized lateral device layout, and simulations suggest that sub-20-ps delay at reduced switch current will be possible by using the optimized partial-SOI isolation structure.<<ETX>>

[1]  M. Nagata,et al.  Self-aligned transistor with sidewall base electrode , 1982, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  R. Dekker,et al.  BASIC: an advanced high-performance bipolar process , 1989, International Technical Digest on Electron Devices Meeting.

[3]  M. Sakao,et al.  A new soft-error immune DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell) , 1987, 1987 International Electron Devices Meeting.

[4]  J.M.C. Stork,et al.  Profile leverage in self-aligned epitaxial Si or SiGe base bipolar technology , 1990, International Technical Digest on Electron Devices.

[5]  Keith A. Jenkins,et al.  Sub-30ps ECL circuits using high-f/sub T/ Si and SiGe epitaxial base SEEW transistors , 1990, International Technical Digest on Electron Devices.

[6]  Johannes M. C. Stork.  Bipolar transistor scaling for minimum switching delay and energy dissipation , 1988, Technical Digest., International Electron Devices Meeting.

[7]  Hwa-Nien Yu,et al.  Self-aligned bipolar transistors for high-performance and low-power-delay VLSI , 1981, IEEE Transactions on Electron Devices.

[8]  Joachim N. Burghartz,et al.  Selective epitaxial refill for in-trench device fabrication , 1989 .

[9]  M. Nakamae,et al.  A 40 GHz f/sub T/ Si bipolar transistor LSI technology , 1989, International Technical Digest on Electron Devices Meeting.