Low power bus coding techniques considering inter-wire capacitances
暂无分享,去创建一个
[1] Kiyoo Itoh,et al. Sub-1-V swing internal bus architecture for future low-power ULSIs , 1993 .
[2] Alan N. Willson,et al. Charge recovery on a databus , 1995, ISLPED '95.
[3] Kiyoo Itoh,et al. Sub 1V Swing Internal Bus Architecture for Future Low-Power ULSI's (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .
[4] Yuji Hatano,et al. Data-Dependent Logic Swing Internal Bus Architecture for Ultralow-Power LSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[5] Anantha P. Chandrakasan,et al. Low-Power CMOS Design , 1997 .
[6] Naresh R. Shanbhag,et al. A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[7] Hiroyuki Yamauchi,et al. An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[8] Benjamin Bishop,et al. Databus charge recovery: practical considerations , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[9] Hiroaki Misawa,et al. Data-dependent logic swing internal bus architecture for ultralow-power lsi's. ieee j. solid-state , 1995 .
[10] Mircea R. Stan,et al. Low-power encodings for global communication in CMOS VLSI , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[11] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[12] Hui Zhang,et al. Low-swing interconnect interface circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).