A 10GHz analogphase interpolator based on a novel quadrature clock generator
暂无分享,去创建一个
[1] M. Fukaishi,et al. 2.5 GHz 4-phase clock generator with scalable and no feedback loop architecture , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] Jae-Yoon Sim,et al. A 0.1-fref BW 1GHz fractional-N PLL with FIR-embedded phase-interpolator-based noise filtering , 2011, 2011 IEEE International Solid-State Circuits Conference.
[3] Shyh-Jye Jou,et al. Adaptive Quadrature Clock Generator , 2006, 2006 International Symposium on VLSI Design, Automation and Test.
[4] B. Razavi,et al. Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..
[5] C. Zimmermann,et al. A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.
[6] K. Nose,et al. Parallel clocking: a multi-phase clock-network for 10GHz SoC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).