Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor

This paper reviews the design challenges that current and future processors must face, with stringent power limits, high-frequency targets, and the continuing system integration trends. This paper then describes the architecture, circuit design, and physical implementation of a first-generation Cell processor and the design techniques used to overcome the above challenges. A Cell processor consists of a 64-bit Power Architecture processor coupled with multiple synergistic processors, a flexible IO interface, and a memory interface controller that supports multiple operating systems including Linux. This multi-core SoC, implemented in 90-nm SOI technology, achieved a high clock rate by maximizing custom circuit design while maintaining reasonable complexity through design modularity and reuse.

[1]  Ashutosh Das,et al.  A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors , 1999 .

[2]  K.A. Jenkins,et al.  The clock distribution of the Power4 microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  K.A. Jenkins,et al.  A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[4]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  Keith A. Jenkins,et al.  A phase-locked loop clock generator for a 1 GHz microprocessor , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  Seri Lee,et al.  cONSTRICTION/SPREADING RESISTANCE MODEL FOR ELECTRONICS PACKAGING , 1996 .

[7]  Masaru Ishizuka,et al.  Thermal Modeling with Transfer Function for the Transient Chip-On-Substrate Problem , 2005 .

[8]  S.S. Wong,et al.  Short-timescale thermal mapping of semiconductor devices , 1997, IEEE Electron Device Letters.

[9]  H. Kihara,et al.  A 10+ GHz low jitter wide band PLL in 90 nm PD SOI CMOS technology , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[10]  Ching-Te Chuang,et al.  Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor , 1997, IBM J. Res. Dev..

[11]  Pong-Fei Lu,et al.  Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[12]  C. Lichtenau,et al.  PowerPC 970 in 130 nm and 90 nm technologies , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[13]  Rajiv V. Joshi,et al.  Controlling floating-body effects for 0.13 /spl mu/m and 0.10 /spl mu/m SOI CMOS , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[14]  Raminderpal Singh.  Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits , 2002 .

[15]  S.H. Dhong,et al.  A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..