Parameter Variation Analysis of Dopingless and Junctionless Nanotube MOSFET

[1]  Jeetendra Singh,et al.  Implementation of linearly modulated work function AσB1−σ gate electrode and Si0.55Ge0.45 N+ pocket doping for performance improvement in gate stack vertical-TFET , 2020, Applied Physics A.

[2]  Raj Kumar,et al.  Hetro-Dielectric (HD) Oxide-Engineered Junctionless Double Gate all around (DGAA) Nanotube Field Effect Transistor (FET) , 2020, Silicon.

[3]  Jeetendra Singh,et al.  Novel Linear Graded Binary Metal Alloy PαQ1-α Gate Electrode and Middle N+ Pocket Si0.5Ge0.5 Vertical TFET for High Performance , 2020, Silicon.

[4]  Ashima,et al.  Performance Analysis of Channel and Inner Gate Engineered GAA Nanowire FET , 2020, Silicon.

[5]  Naveen Kumar,et al.  Design and Performance Optimization of Novel Core–Shell Dopingless GAA-Nanotube TFET With Si0.5Ge0.5-Based Source , 2020, IEEE Transactions on Electron Devices.

[6]  A. Abhishek,et al.  Effect of Tapered Interelectrode Gap Region on Pseudospark-Sourced Electron Beam Emission , 2020, IEEE Transactions on Electron Devices.

[7]  S. Bala,et al.  Design and performance analysis of low-power SRAM based on electrostatically doped tunnel CNTFETs , 2019, Journal of Computational Electronics.

[8]  A. K. Gupta,et al.  Design and Investigation of a Novel Charge Plasma-Based Core-Shell Ring-TFET: Analog and Linearity Analysis , 2019, IEEE Transactions on Electron Devices.

[9]  S. Bala,et al.  Design and analysis of electrostatic doped tunnel CNTFET for various process parameters variation , 2018, Superlattices and Microstructures.

[10]  M. Kumar,et al.  Charge plasma technique based dopingless accumulation mode junctionless cylindrical surrounding gate MOSFET: analog performance improvement , 2017 .

[11]  M. J. Kumar,et al.  Nanotube Junctionless FET: Proposal, Design, and Investigation , 2017, IEEE Transactions on Electron Devices.

[12]  Sonam Rewari,et al.  Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET) , 2016 .

[13]  R. Sarin,et al.  Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance , 2015 .

[14]  Jawar Singh,et al.  Potential Benefits and Sensitivity Analysis of Dopingless Transistor for Low Power Applications , 2015, IEEE Transactions on Electron Devices.

[15]  Lakhwinder Kaur,et al.  A novel robust logo watermarking scheme using fractional M-band wavelet transform , 2014 .

[16]  Jawar Singh,et al.  Charge-Plasma Based Process Variation Immune Junctionless Transistor , 2014, IEEE Electron Device Letters.

[17]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[18]  A. Gnudi,et al.  Semianalytical Model of the Subthreshold Current in Short-Channel Junctionless Symmetric Double-Gate Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[19]  M. J. Kumar,et al.  Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device , 2012, IEEE Transactions on Electron Devices.

[20]  S. Ganguly,et al.  Effect of Band-to-Band Tunneling on Junctionless Transistors , 2012, IEEE Transactions on Electron Devices.

[21]  A. Gnudi,et al.  Analysis of Threshold Voltage Variability Due to Random Dopant Fluctuations in Junctionless FETs , 2012, IEEE Electron Device Letters.

[22]  A. Muniz.  Study of Discrete Doping-Induced Variability in Junctionless Nanowire MOSFETs Using Dissipative Quantum Transport Simulations , 2012 .

[23]  Ran Yan,et al.  Junctionless Multiple-Gate Transistors for Analog Applications , 2011, IEEE Transactions on Electron Devices.

[24]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[25]  Abhinav Kranti,et al.  Junctionless Transistors: Physics and Properties , 2011 .

[26]  Jean-Pierre Colinge,et al.  Semiconductor-On-Insulator Materials for Nanoelectronics Applications , 2011 .

[27]  Bijoy Rajasekharan,et al.  Fabrication and Characterization of the Charge-Plasma Diode , 2010, IEEE Electron Device Letters.

[28]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[29]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[30]  C. Salm,et al.  The Charge Plasma P-N Diode , 2008, IEEE Electron Device Letters.